

CD4030A Typ s

COS/MOS Quad Exclusive-OR Gate

The RCA-CD4030A types consist of four independent Exclusive-OR gates integrated on a single monolithic silicon chip. Each Exclusive-OR gate consists of four n-channel and four p-channel enhancement-type transistors. All inputs and outputs are protected against electrostatic effects.

MAXIMUM RATINGS, Absolute Maximum Values

STORAGE TEMPERATURE RANGE ($T_{S\bar{T}}$)

65 to +150°C

OPERATING TEMPERATURE RANGE (T_A)

55 to +125°C

PACKAGE TYPES D F H

40 to +85°C

PACKAGE TYPE E

0.5 to +15 V

DC SUPPLY-VOLTAGE RANGE (V_{DD})

Derate Linearly at 12 mW/ $^{\circ}\text{C}$ to 200 mW

(Voltages referenced to V_{SS} Terminal)

500 mW

POWER DISSIPATION PER PACKAGE (P_D)

Derate Linearly at 12 mW/ $^{\circ}\text{C}$ to 200 mW

FOR $T_A = 40$ to +60°C (PACKAGE TYPE E)

500 mW

FOR $T_A = +60$ to +85°C (PACKAGE TYPE E)

Derate Linearly at 12 mW/ $^{\circ}\text{C}$ to 200 mW

FOR $T_A = 55$ to +100°C (PACKAGE TYPES D F)

500 mW

FOR $T_A = +100$ to +125°C (PACKAGE TYPES D F)

Derate Linearly at 12 mW/ $^{\circ}\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

100 mW

FOR $T_A = \text{Full Package Temperature Range (All Package Types)}$

100 mW


INPUT VOLTAGE RANGE, ALL INPUTS

0.5 to V_{DD} 0.5 V

LEAD TEMPERATURE IDURING SOLDERING)

265°C

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max



FUNCTIONAL DIAGRAM

Features:


- Medium speed operation . . .
 - . . . $t_{PHL} = t_{PLH} = 40$ ns (typ.) @ $C_L = 15$ pF and $V_{DD}-V_{SS} = 10$ V
- Low output impedance . . .
 - . . . 500Ω (typ.) @ $V_{DD}-V_{SS} = 10$ V
- Quiescent current specified to 15 V
- Maximum input leakage current of $1 \mu\text{A}$ at 15 V (Full package-temperature range)
- 1-V noise margin (full package-temperature range)

Applications:

- Even and odd-parity generators and checkers
- Logical comparators
- Adders/subtractors
- General logic functions

CHARACTERISTIC	LIMITS				UNITS	
	D, F, H Packages		E Package			
	Min.	Max.	Min.	Max.		
Supply Voltage Range (For $T_A = \text{Full Package Temperature Range}$)	3	12	3	12	V	

* ALL INPUTS ARE PROTECTED BY COS/MOS PROTECTION NETWORK



TRUTH TABLE FOR ONE OF FOUR IDENTICAL GATES

A	B	J
0	0	0
1	0	1
0	1	1
1	1	0

WHERE "1" = HIGH LEVEL
"0" = LOW LEVEL

Fig.1 – Schematic diagram for 1 of 4 identical exclusive-OR gates.

For quiescent device current, noise immunity, and input leakage current test circuits see "Ratings and Characteristics" at the beginning of the COS/MOS section.




Fig.2 – Typical output n-channel drain characteristics.




Fig.3 – Typical output p-channel drain characteristics.

CD4030A Typ s

STATIC ELECTRICAL CHARACTERISTICS

Characteristic	Conditions			Limits at Indicated Temperatures (°C)									Units	
				D, F, H Packages			E Package							
	V _O	V _{IN}	V _{DD}	-55	+25	+125	-40	+25	+85	Typ.	Limit	Typ.	Limit	
Quiescent Device Current I _L Max	-	-	5	0.5	0.005	0.5	30	5	0.05	5	70			μA
	-	-	10	1	0.01	1	60	10	0.1	10	140			
	-	-	15	25	0.5	25	1000	250	2.5	250	2500			
Output Voltage Low Level, V _{OL}	-	5	5				0 Typ., 0.05 Max.							V
	-	10	10				0 Typ.; 0.05 Max.							
High Level V _{OH}	-	0	5				4.95 Min., 5 Typ.							V
	-	0	10				9.95 Min., 10 Typ							
Noise Immunity Inputs Low, V _{NL}	3.6	-	5				1.5 Min., 2.25 Typ.							V
	7.2	-	10				3 Min., 4.5 Typ							
Inputs High V _{NH}	1.4	-	5				1.5 Min., 2.25 Typ							V
	2.8	-	10				3 Min., 4.5 Typ.							
Noise Margin: Inputs Low, V _{NML}	4.5	-	5				1 Min.							V
	9	-	10				1 Min.							
Inputs High, V _{NMH}	0.5	-	5				1 Min.							V
	1	-	10				1 Min.							
Output Drive Current N Channel (Sink) I _{DN} Min.	0.5	-	5	0.75	1.2	0.6	0.45	0.35	1.2	0.3	0.25			mA
	0.5	-	10	1.5	2.4	1.2	0.9	0.7	2.4	0.6	0.5			
P Channel (Source). I _{DP} Min.	4.5	-	5	-0.45	-0.6	-0.3	-0.21	-0.21	-0.6	-0.15	-0.12			
	9.5	-	10	-0.95	-1.3	-0.65	-0.45	-0.45	-1.3	-0.32	-0.25			
Input Leakage Current I _{IL} , I _{IH}	Any Input						±10 ⁻⁵ Typ., ±1 Max.							μA
	-	-	15											

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_r, t_f = 20 ns,
C_L = 15 pF, R_L = 200 kΩ

Characteristic	Test Conditions			LIMITS						Units
				D, F, H Packages			E Package			
	V _{DD} (V)	Min.	Typ.	Max.	Min.	Typ.	Max.			
Propagation Delay Time; t _{PLH} , t _{PHL}		5	-	100	200	-	100	300		ns
		10	-	40	100	-	40	150		
Transition Time. High-to-Low Level, t _{THL}		5	-	70	150	-	70	300		ns
		10	-	25	75	-	25	150		
Low-to-High Level, t _{TLH}		5	-	80	150	-	80	300		
		10	-	30	75	-	30	150		
Average Input Capacitance, C _I	Any Input	-	5	-	-	5	-		pF	




Fig.4 – Typical propagation-delay time vs. load capacitance.




Fig.5 – Maximum propagation-delay time vs. supply voltage.




Fig.6 – Typical dynamic power dissipation characteristics.




Fig.7 – Typical transition time vs. load capacitance.