## Le7926

## Subscriber Line Interface Circuit

The Le7926 Subscriber Line Interface Circuit implements the basic telephone line interface functions, and enables the design of low power, high performance, POTS line interface cards.

## DISTINCTIVE CHARACTERISTICS

■ Ideal for high-density, low-power linecard applications

- Control states: Active, Reverse Polarity, Tip Open, Ringing, Standby, and Open Circuit
- Low standby power ( 45 mW )

■ -16 V to -58 V battery operation

- On-hook transmission

■ Two-wire impedance set by single external impedance

Programmable constant-current feed

- Low Overhead Voltage (6 V)

■ Programmable loop-detect threshold
Ground-start detector

- Programmable ring-trip detect threshold

■ No -5 V supply required
■ Current Gain=500

- Three on-chip relay drivers and relay snubbers, one ringing and two general purpose
- Tip Open state for ground-start lines


## BLOCK DIAGRAM

## ORDERING INFORMATION

## Standard Products

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.


## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations.
*Legerity reserves the right to fulfill all orders for this device with parts marked with the "Am" part number prefix, until such time as all inventory bearing this mark has been depleted. It should be noted that parts marked with either the "Am" or the "Le" part number prefix are equivalent devices in terms of form, fit, and function. The only difference between the two is in the part number prefix appearing on the topside mark.

## CONNECTION DIAGRAMS

## Top View



## Notes:

1. Pin 1 is marked for orientation.
2. $N / C=$ No Connect
3. $R S V D=$ Reserved. Do not connect to this pin.

## PIN DESCRIPTIONS

| Pin Name | Type | Description |
| :---: | :---: | :---: |
| AGND | Gnd | Analog and Digital ground. |
| A(TIP) | Output | Output of A(TIP) power amplifier. |
| BGND | Gnd | Battery (power) ground. |
| B(RING) | Output | Output of B(RING) power amplifier. |
| C3-C1 | Input | SLIC control pins. C3 is MSB and C1 is LSB. |
| CAS | Capacitor | Anti-Saturation pin for capacitor to filter reference voltage when operating in antisaturation region. |
| D2-D1 | Input | Relay Driver Control. D1 and D2 control the relay drivers RYOUT1 and RYOUT2. Logic Low on D1 activates the RYOUT1 relay driver. Logic Low on D2 activates the RYOUT2 relay driver. |
| DA | Input | Negative input to ring-trip comparator. |
| DB | Input | Positive input to ring-trip comparator. |
| $\overline{\mathrm{DET}}$ | Output | Switchhook Detector. A logic Low indicates that selected condition is detected. The detect condition is selected by the logic inputs (C3-C1). The output is open-collector with a built-in $15 \mathrm{k} \Omega$ pull-up resistor. |
| HPA | Capacitor | A (TIP) side of high-pass filter capacitor. |
| HPB | Capacitor | $B$ (RING) side of high-pass filter capacitor. |
| N/C | - | No Connect. This pin is not internally connected. |
| RD | Resistor | Detector threshold set and filter pin. |
| RDC | Resistor | Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). |
| RINGOUT | Output | Ring Relay Driver. Open-collector driver with emitter internally connected to BGND. |
| RSN | Input | Receive Summing Node. The metallic current (both AC and DC) between A(TIP) and $B($ RING ) is equal to 500 times the current into this pin. The networks which program receive gain, two-wire impedance, and feed resistance all connect to this node. |
| RYOUT1 | Output | Relay/Switch Driver. Open-collector driver with emitter internally connected to BGND. |
| RYOUT2 | Output | Relay/Switch Driver. Open-collector driver with emitter internally connected to BGND. |
| VBAT1 | Battery | Battery supply and connection to substrate. When on hook, switcher should not be in use. Current draw is from VBAT1 |
| VBAT2 | Battery | Battery supply for output amplifiers. |
| VBREF |  | This is a Legerity reserved pin and must always be connected to the VBAT pin. |
| VCC | Power Supply | +5 V power supply. |
| VDC | Output | Output that is proportional to the line voltage: VDC $=\left\|\mathrm{VA}-\mathrm{VB}_{\mathrm{B}}\right\| / 20$. |
| VS | Output | Output that is equal to $\mathrm{VREG}_{\mathrm{MIN}}+2.4 \mathrm{~V}$ (total overhead needed is 6 V ). The output can be used as a control input to an external switching regulator. The switching regulator output must be set to $\mathrm{VS}-2.4 \mathrm{~V}$ (or more negative) in order to guarantee performance of the SLIC. |
| VTX | Output | Transmit Audio. This output is a 0.50 gain version of the $\mathrm{A}($ TIP $)$ and $\mathrm{B}(\mathrm{RING})$ metallic voltage. VTX also sources the two-wire input impedance programming network. |

ABSOLUTE MAXIMUM RATINGS
Storage temperature ..... $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}$ with respect to AGND ..... -0.4 V to +7.0 V
$\mathrm{V}_{\mathrm{BAT} 1}, \mathrm{~V}_{\mathrm{BAT} 2}$ with respect to $A G N D:$
Continuous ..... +0.4 V to -70 V
10 ms +0.4 V to -75 V
BGND with respect to AGND

$\qquad$
+3 V to -3 V
$A($ TIP ) or B(RING) to BGND:
Continuous $\qquad$$\mathrm{V}_{\mathrm{BAT}}$ to +1 V
$10 \mathrm{~ms}(\mathrm{f}=0.1 \mathrm{~Hz}$ ) ..... -70 V to +5 V
$1 \mu \mathrm{~s}$ (f = 0.1 Hz ) ..... -80 V to +8 V
$250 \mathrm{~ns}(\mathrm{f}=0.1 \mathrm{~Hz})$

$\qquad$
-90 V to +12 V
Current from A(TIP) or B(RING) ..... $\pm 150 \mathrm{~mA}$
RINGOUT/RYOUT1,2 current ..... 50 mA
RINGOUT/RYOUT1,2 voltage ..... BGND to +7 V
RINGOUT/RYOUT1,2 transient BGND to +10 V
DA and DB inputs
Voltage on ring-trip inputs

$\qquad$ ..... $\mathrm{V}_{\mathrm{BAT}}$ to 0 V
Current into ring-trip inputs

$\qquad$
$\pm 10 \mathrm{~mA}$
C3-C1 and D2-D1Input voltage-0.4 V to $\mathrm{V}_{\mathrm{CC}}+0.4 \mathrm{~V}$
Maximum power dissipation, continuous,$\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$, No heat sink (See note)In 44-pin TQFP package.1.4 W
Thermal Data:

$\qquad$In 44-pin TQFP package$52^{\circ} \mathrm{C} / \mathrm{W}$ typ
ESD immunity/pin (HBM) ..... 1500 V
Note: Thermal limiting circuitry on-chip will shut down the circuit at a junction temperature of about $165^{\circ} \mathrm{C}$. The device should never see this temperature and operation above $145^{\circ} \mathrm{C}$ junction temperature may degrade device reliability.
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES

## Commercial (C) Devices

Ambient temperature $\qquad$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ *
$\mathrm{V}_{\mathrm{CC}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 .75 ~ V ~ t o ~ 5.25 ~ V ~$
$\mathrm{V}_{\text {BAT1 }}, \mathrm{V}_{\text {BAT2 }}$....................................... 15 V to -58 V
AGND 0 V
BGND with respect to
AGND $\qquad$ -100 mV to +100 mV

Load resistance on VTX to ground $\qquad$ $20 \mathrm{k} \Omega$ min
*The operating ranges define those limits between which the functionality of the device is guaranteed.

* Legerity guarantees the performance of this device over commercial ( 0 to $70^{\circ} \mathrm{C}$ ) and industrial ( -40 to $85^{\circ} \mathrm{C}$ ) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of Bellcore TR-TSY-000357 Component Reliability Assurance Requirements for Telecommunications Equipment.


## ELECTRICAL CHARACTERISTICS

| Description | Test Conditions (see Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmission Performance |  |  |  |  |  |  |
| 2-wire return loss | 200 Hz to 3.4 kHz | 26 |  |  | dB | 1, 4 |
| Analog output (VTX) impedance |  |  | 1 | 20 | $\Omega$ | 4 |
| Analog (VTX) output offset voltage |  | -50 |  | +50 | mV |  |
| Overload level, 2-wire | Active state | 2.5 |  |  | Vpk | 2a |
| Overload level | On hook, $\mathrm{R}_{\mathrm{LAC}}=600 \Omega$ | 0.77 |  |  | Vrms | 2b |
| THD, Total Harmonic Distortion | $\begin{aligned} & 0 \mathrm{dBm} \\ & +7 \mathrm{dBm} \end{aligned}$ |  | $\begin{aligned} & -64 \\ & -55 \end{aligned}$ | $\begin{aligned} & -50 \\ & -40 \end{aligned}$ | dB | 5 |
| THD, On hook | $0 \mathrm{dBm}, \mathrm{R}_{\mathrm{LAC}}=600 \Omega$ |  |  | -36 |  |  |
| Longitudinal Capability (See Test Circuit D) |  |  |  |  |  |  |
| Longitudinal to metallic L-T, L-4 | Normal Polarity  <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-2,-4$ <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-2,-4$ <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-1,-3$ | $\begin{aligned} & 63 \\ & 58 \\ & 52 \end{aligned}$ |  |  | dB | 4 |
| 200 Hz to 1 kHz | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-1,-3$ <br> Reverse Polarity  <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ -2 <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ -1 <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ -1 | $\begin{aligned} & 50 \\ & 54 \\ & 52 \\ & 50 \end{aligned}$ |  |  |  | $4$ |
| Longitudinal to metallic L-T, L-4 $1 \mathrm{kHz} \text { to } 3.4 \mathrm{kHz}$ | Normal Polarity  <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-2,-4$ <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-2,-4$ <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-1,-3$ <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-1,-3$ <br> Reverse Polarity -2 <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ -1 <br> $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ -1 <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$  | 58 53 52 50 53 52 50 |  |  |  | 4 <br> 4 <br> 4 <br> 4 |
| Longitudinal signal generation 4-L | 200 Hz to 3.4 kHz | 40 |  |  |  |  |
| Longitudinal current per pin (A or B) | Active state | 17 | 27 |  | mArms | 8 |
| Longitudinal impedance at A or B | 0 to 100 Hz |  | 25 |  | $\Omega /$ pin | 4 |
| Idle Channel Noise |  |  |  |  |  |  |
| C-message weighted noise | $\begin{array}{lr} R_{\mathrm{L}}=600 \Omega & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{R}_{\mathrm{L}}=600 \Omega & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{array}$ |  | 7 | $\begin{aligned} & +10 \\ & +12 \end{aligned}$ | dBrnc | 4 |
| Psophometric weighted noise | $\begin{array}{lr} R_{\mathrm{L}}=600 \Omega & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{R}_{\mathrm{L}}=600 \Omega & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{array}$ |  | -83 | $\begin{aligned} & -80 \\ & -78 \end{aligned}$ | dBmp |  |
| Insertion Loss and Balance Return Signal (See Test Circuits A and B) |  |  |  |  |  |  |
| Gain accuracy 4- to 2-wire | $0 \mathrm{dBm}, 1 \mathrm{kHz}$ | -0.20 | 0 | +0.20 | dB | 3 |
| Gain accuracy <br> 2- to 4-wire, 4- to 4-wire | $0 \mathrm{dBm}, 1 \mathrm{kHz}$ | -6.22 | -6.02 | -5.82 |  | 3 |
| Gain accuracy, 4- to 2-wire | On hook | -0.35 |  | +0.35 |  | 3,4 |
| Gain accuracy, 2- to 4-wire, 4- to 4-wire | On hook | -6.37 | -6.02 | -5.67 |  | 4 |
| Gain accuracy over frequency | $\begin{aligned} & 300 \text { to } 3.4 \mathrm{kHz} \\ & \text { relative to } 1 \mathrm{kHz} \end{aligned}$ | -0.15 |  | +0.15 |  | 3 |
| Gain tracking | $+3 \mathrm{dBm} \text { to }-55 \mathrm{dBm}$ relative to 0 dBm | -0.15 |  | +0.15 |  | 3,4 |
| Gain tracking On hook | 0 dBm to -37 dBm +3 dBm to 0 dBm | $\begin{aligned} & -0.15 \\ & -0.35 \end{aligned}$ |  | $\begin{aligned} & +0.15 \\ & +0.35 \end{aligned}$ |  | 3,4 |
| Group delay | $0 \mathrm{dBm}, 1 \mathrm{kHz}$ |  | 4 |  | $\mu \mathrm{s}$ | 4, 7 |

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line Characteristics |  |  |  |  |  |  |
| $\mathrm{L}_{\mathrm{L}}$, Short Loops, Active state | $\mathrm{R}_{\text {LDC }}=600 \Omega$ | 22.5 | 24.5 | 26.5 | mA |  |
| $\mathrm{L}_{\mathrm{L}}$, Long Loops, Active state | $\mathrm{R}_{\text {LDC }}=2010 \Omega, \mathrm{VBAT}=-50 \mathrm{~V}$ | 20 | 22.5 |  |  |  |
| $\mathrm{I}_{\mathrm{L}}$, Accuracy, Standby state | $\mathrm{I}_{\mathrm{L}}=\frac{\|\mathrm{BAT}\|-3 \mathrm{~V}}{\mathrm{R}_{\mathrm{L}}+400} \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 16 |  |  |  | 9 |
|  | Constant-current region | 18 | 30 |  |  |  |
| ILLIM | Active, $A$ and B to ground |  | 75 | 120 | mA |  |
| VDC Accuracy | $\begin{aligned} & \mathrm{VDC}=\|\mathrm{VAB}\| / 20 \\ & \mathrm{Ri}=300 \text { to } 1500 \Omega \end{aligned}$ | 0.053 | 0.055 | 0.057 |  |  |
| VAB, Open Circuit voltage | $\mathrm{V}_{\mathrm{BAT}}=\mathrm{V}_{\text {BAT1 }}, \mathrm{V}_{\mathrm{BAT} 2}=-50 \mathrm{~V}$ | 42.75 | 44 |  | V |  |
| $\mathrm{I}_{\mathrm{A}}$, Leakage, Tip Open state | $\mathrm{R}_{\mathrm{L}}=0$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{B}}$, Current, Tip Open state | B to GND | 15 | 30 | 56 | mA |  |
| $\mathrm{V}_{\mathrm{A}}$, Active | RA to BAT $=7 \mathrm{k} \Omega$, RB to GND $=100 \Omega$ | -7.5 | -5 |  | V | 4 |
| VS, Act/Nor IL $=25 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{BAT}}=\mathrm{VS}-2.4 \mathrm{~V}$ | VB-0.5 | VB-1.1 | VB-1.7 | V |  |
| VS, Pol-Rev IL $=25 \mathrm{~mA}$ |  | VA-0.5 | VA-1.1 | VA-1.7 |  |  |
| VS, Max Load |  | -20 |  | 100 | $\mu \mathrm{A}$ | 4 |
| Power Supply Rejection Ratio |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | $\begin{aligned} & 50 \mathrm{~Hz} \text { to } 3.4 \mathrm{kHz} \\ & \left(\mathrm{~V}_{\text {RIPPLE }}=100 \mathrm{mVrms}\right) \end{aligned}$ | 30 | $40$ |  |  |  |
| $\mathrm{V}_{\text {BAT }}$ | 50 Hz to 3.4 kHz off-hook constant current $\left(\mathrm{V}_{\text {RIPPLE }}=500 \mathrm{mVpp}\right)$ |  | $50$ |  | dB | 5 |
| Effective internal resistance | CAS pin to $V_{\text {BAT }}$ | 85 | 170 | 255 | $\mathrm{k} \Omega$ | 4 |
| Power Dissipation |  |  |  |  |  |  |
| On hook, Standby state |  |  | 45 | 60 | mW |  |
| On hook, Active state |  |  | 130 | 170 |  |  |
| Off hook, Standby state | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ |  | 860 | 1200 |  |  |
| Off hook, Active state | $\mathrm{R}_{\mathrm{L}}=600 \Omega, \mathrm{~V}_{\mathrm{BAT}}=-(\|\mathrm{VAB}\|+6.5 \mathrm{~V})$ |  | 230 | 320 |  |  |
| Supply Currents |  |  |  |  |  |  |
| $I_{\text {cc }}$, On-hook $\mathrm{V}_{\mathrm{CC}}$ supply current | Standby state Active state |  | $\begin{gathered} 2.3 \\ 4.25 \end{gathered}$ | $\begin{aligned} & 3.2 \\ & 6.0 \end{aligned}$ | mA |  |
| $I_{\text {BAT }}$, On-hook $\mathrm{V}_{\text {BAT }}$ supply current | Standby state Active state |  | $\begin{gathered} 0.65 \\ 2.0 \end{gathered}$ | $\begin{aligned} & 0.9 \\ & 3.0 \end{aligned}$ |  |  |
| RFI Rejection | $\square \rightarrow$ |  |  |  |  |  |
| RFI rejection | 100 kHz to 30 MHz , (See Figure F) |  |  | 1.0 | mVrms | 4 |
| Receive Summing Node (RSN) |  |  |  |  |  |  |
| RSN DC voltage | $\mathrm{I}_{\mathrm{RSN}}=0 \mathrm{~mA}$ |  | 0 |  | V | 4 |
| RSN impedance | 200 Hz to 3.4 kHz |  | 10 | 20 | $\Omega$ |  |
| Logic Inputs (C3-C1 and D2-D1) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$, Input High voltage (exce |  | 2.0 |  |  | V |  |
| $\mathrm{V}_{\mathrm{IH}}, \mathrm{C} 3$ |  | 2.5 |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$, Input Low voltage |  |  |  | 0.8 |  |  |
| $\mathrm{I}_{\mathrm{IH}}$, Input High current |  | -75 |  | 40 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\text {L }}$, Input Low current |  | -400 |  |  |  |  |
| Logic Output ( $\overline{\mathrm{DET}}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$, Output Low voltage | $\mathrm{I}_{\text {OUT }}=0.3 \mathrm{~mA}, 15 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {CC }}$ |  |  | 0.40 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$, Output High voltage | $\mathrm{I}_{\text {OUT }}=-0.1 \mathrm{~mA}, 15 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {CC }}$ | 2.4 |  |  |  |  |

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ring-Trip Detector Input (DA, DB) |  |  |  |  |  |  |
| Bias current |  | -500 | -50 |  | nA |  |
| Offset voltage | Source resistance $=2 \mathrm{M} \Omega$ | -50 | 0 | +50 | mV | 6 |
| Loop Detector |  |  |  |  |  |  |
| On threshold | $\mathrm{R}_{\mathrm{D}}=35.4 \mathrm{k} \Omega$ | 9.4 | 11.7 | 14.0 | mA |  |
| Off threshold | $\mathrm{R}_{\mathrm{D}}=35.4 \mathrm{k} \Omega$ | 8.8 | 10.4 | 12.0 |  |  |
| Hysteresis | $\mathrm{R}_{\mathrm{D}}=35.4 \mathrm{k} \Omega$ |  | 1.3 |  |  |  |
| IGK, Ground-key detector threshold | $\mathrm{R}_{\mathrm{L}}$ from BX to GND Active, Standby, and Tip open | 5 | 9 | 13 | mA |  |
| Relay Driver Output (RINGOUT, RYOUT1, RYOUT2) |  |  |  |  |  |  |
| On voltage | $\mathrm{I}_{\mathrm{OL}}=40 \mathrm{~mA}$ |  | +0.3 | +0.7 | V |  |
| Off leakage | $\mathrm{V}_{\mathrm{OH}}=+5 \mathrm{~V}$ |  | $\square$ | 100 | $\mu \mathrm{A}$ |  |
| Zener breakover | $\mathrm{I}_{\mathrm{Z}}=100 \mu \mathrm{~A}$ | 6 | 7.2 |  | V |  |
| Zener On voltage | $\mathrm{I}_{\mathrm{Z}}=30 \mathrm{~mA}$ |  | 8 |  |  |  |

## Notes:

1. Unless otherwise noted, test conditions are VBAT1 $=$ VBAT2 $=-52 \mathrm{~V}, V_{C C}=+5 \mathrm{~V}, R_{L}=600 \Omega, R_{D C 1}=R_{D C 2}=13.02 \mathrm{~K}, R_{D}$ $=35.4 \mathrm{k} \Omega$, no fuse resistors, $C_{H P}=0.22 \mu F, C_{D C}=0.33 \mu F, C_{C A S}=0.33 \mu F, D 1=1 \mathrm{~N} 400 x$, two-wire $A C$ input impedance is a $600 \Omega$ resistance synthesized by the programming network shown below.

2. a. Overload level is defined when THD $=1 \%$.
b. Overload level is defined when THD $=1.5 \%$.
3. Balance return signal is the signal generated at $V_{T X}$ by $V_{R X}$. This specification assumes that the two-wire, $A C$-load impedance matches the programmed impedance.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
6. Tested with $0 \Omega$ source impedance. $2 M \Omega$ is specified for system design only.
7. Group delay can be greatly reduced by using a $Z_{T}$ network such as that shown in Note 1. The network reduces the group delay to less than $2 \mu$ s and increases $2 W R L$. The effect of group delay on linecard performance also may be compensated for by synthesizing complex impedance with the QSLAC ${ }^{\text {TM }}$ or DSLAC ${ }^{\text {TM }}$ device.
8. Minimum current level guaranteed not to cause a false loop detect.
9. $V_{D C} / V_{A B}$

Table 1. SLIC Decoding

| State | C3 | C2 | C1 | Two-Wire Status | $\overline{\text { DET Output }}$ |
| :---: | :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | 0 | Reserved | X |
| 1 | 0 | 0 | 1 | Reserved | X |
| 2 | 0 | 1 | 0 | Active Polarity Reversal | Loop detector |
| 3 | 0 | 1 | 1 | Tip Open | Ground Key* |
| 4 | 1 | 0 | 0 | Open Circuit | Ring trip |
| 5 | 1 | 0 | 1 | Ringing | Ring trip |
| 6 | 1 | 1 | 0 | Active | Loop detector |
| 7 | 1 | 1 | 1 | Standby | Loop detector |

*Ground key selection in Tip Open is automatic. If longitudinal current is greater than 9 mA in Active, Standby, or Tip Open, the $\overline{D E T}$ will go low. Therefore, if in Active or Standby, $\overline{D E T}$ may be an indication of off hook, ground key, or both.

Table 2. User-Programmable Components

| $\mathrm{Z}_{\mathrm{T}}=250\left(\mathrm{Z}_{2 \mathrm{WIN}}-2 \mathrm{R}_{\mathrm{F}}\right)$ | $Z_{T}$ is connected between the VTX and RSN pins. The fuse resistors are $R_{F}$, and $Z_{2 \text { WIN }}$ is the desired 2-wire AC input impedance. When computing $Z_{T}$, the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. |
| :---: | :---: |
| $\mathrm{Z}_{\mathrm{RX}}=\frac{\mathrm{Z}_{\mathrm{L}}}{\mathrm{G}_{42 \mathrm{~L}}} \cdot \frac{500 \mathrm{Z}_{\mathrm{T}}}{\mathrm{Z}_{\mathrm{T}}+250\left(\mathrm{Z}_{\mathrm{L}}+2 \mathrm{R}_{\mathrm{F}}\right)}$ | $Z_{R X}$ is connected from VRX to $R S N . Z_{T}$ is defined above, and $\mathrm{G}_{42 \mathrm{~L}}$ is the desired receive gain. |
| $\begin{aligned} & \mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}=\frac{625}{\mathrm{I}_{\mathrm{LOOP}}} \\ & \mathrm{C}_{\mathrm{DC}}=1.5 \mathrm{~ms} \bullet \frac{\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}}{\mathrm{R}_{\mathrm{DC} 1} \bullet \mathrm{R}_{\mathrm{DC} 2}} \end{aligned}$ | $R_{D C 1}, R_{D C 2}$, and $C_{D C}$ form the network connected to the $R_{D C}$ pin. $R_{D C 1}$ and $R_{D C 2}$ are approximately equal. $I_{L O O P}$ is the desired loop current in the constant-current region. |
| $\mathrm{RD}_{\mathrm{ON}}=\frac{390}{\mathrm{I}_{\mathrm{T}}}, ~ \mathrm{RD}_{\mathrm{OFF}}=\frac{355}{\mathrm{I}_{\mathrm{T}}}, \mathrm{C}_{\mathrm{D}}=\frac{0.5 \mathrm{~ms}}{\mathrm{R}_{\mathrm{D}}}$ | $R_{D}$ and $C_{D}$ form the network connected from $R_{D}$ to AGND/ DGND and $\mathrm{I}_{\mathrm{T}}$ is the threshold current between on hook and off hook. |
| $\mathrm{C}_{\mathrm{CAS}}=\frac{1}{3.4 \cdot 10^{5} \pi \mathrm{f}_{\mathrm{c}}}$ | $\mathrm{C}_{\text {CAS }}$ is the regulator filter capacitor and $\mathrm{f}_{\mathrm{C}}$ is the desired filter cut-off frequency. |
| $\mathrm{I}_{\text {STANDBY }}=\frac{\left\|\mathrm{V}_{\mathrm{BAT}}\right\|-3 \mathrm{~V}}{400 \Omega+\mathrm{R}_{\mathrm{L}}}$ | Standby loop current (resistive region). |

## DC Characteristics



## Notes:

1. Constant current region: $\quad V_{A B}=I_{L} R_{L^{\prime}}=\frac{625}{R_{D C}} R_{L^{\prime}}$, where $R_{L^{\prime}}=R_{L}+2 R_{F}$
2. Battery tracking anti-sat (off hook):
a) $\mathrm{V}_{\mathrm{AB}} \leq 41.6 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{AB}}=\left|\mathrm{V}_{\mathrm{BAT}}\right|-2.0-\mathrm{I}_{\mathrm{L}}\left(\mathrm{R}_{\mathrm{DC}} / 138\right)$
b) $\quad \mathrm{V}_{\mathrm{AB}} \geq 41.6 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{AB}}=.8\left|\mathrm{~V}_{\mathrm{BAT}}\right|+6.73-\mathrm{I}_{\mathrm{L}}\left(\mathrm{R}_{\mathrm{DC}} / 172\right)$
3. Battery tracking anti-sat (on hook):
a) $V_{\mathrm{AB}} \leq 41.6 \mathrm{~V}$
$V_{A B}=\left|V_{B A T}\right|-5.3-I_{L}\left(R_{D C} / 138\right)$

$$
\text { b) } \mathrm{V}_{\mathrm{AB}} \geq 41.6 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{AB}}=.8\left|\mathrm{~V}_{\mathrm{BAT}}\right|+4.08-\mathrm{I}_{\mathrm{L}}\left(\mathrm{R}_{\mathrm{DC}} / 172\right)
$$

## a. Load Line (Typical)

DC FEED CHARACTERISTICS (continued)


Figure 1. DC Feed Characteristics

## TEST CIRCUITS


A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Balance Return Signal

C. Longitudinal Balance

## TEST CIRCUITS (continued)



## E. RFI Test Circuit


F. Le7926 Test Circuit

## APPLICATION CIRCUIT



BATTERY
GROUND
+7
ANALOG GROUND
$\stackrel{1}{=}$
F. Le7926 Application Circuit

## PHYSICAL DIMENSION

## PQT044

BSC is an ANSI standard for Basic Centering. Dimensions are measured in millimeters.


## REVISION SUMMARY

## Revision A to Revision A2

- Updated the Pin Description table to correct inconsistencies.
- The physical dimension (PQT044) was added to the Physical Dimension section.
- Added the Connection Diagram on page 3.


## Revision A2 to Revision A3

- Changed 8 V to 6 V in the Distinctive Characteristics section.
- Added the 32-pin PLCC information to the Ordering Information and Absolute Maximum Ratings sections and added the connection diagram.
- In the Electrical Characteristics table:
- Updated the information in the Line Characteristics section on the Long Loops row and the VDC Accuracy row.
- Deleted the Disconnect state information in the Power Dissipation and Supply Currents sections.


## Revision A3 to Revision B

- Updated OPN (Ordering Part Number) throughout document.
- Replaced obsolete sales office listing page.
- Updated physical dimensions drawings.
- Absolute Maximum Ratings: Notes updated to standard.
- Operating Ranges: Temperature statement updated to standard.

The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.
Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice

## © 2002 Legerity, Inc.

All rights reserved.

## Trademarks

Legerity, the Legerity logo and combinations thereof, and QSLAC, DSLAC, are trademarks of Legerity, Inc.
Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

