80CE558/83CE558/89CE558



GENERAL DESCRIPTION

The 80CE558/83CE558/89CE558 (hereafter generically referred to as 8XCE558) Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 8XCE558 has the same instruction set as the 80C51. Three versions of the derivative exist:

- 83CE558 32k bytes mask programmable ROM
- 80CE558 ROMless version of the 83CE558
- 89CE558 32k bytes FEEPROM

The 8XCE558 contains a non-volatile $32k \times 8$ read-only program memory (83CE558) or FEEPROM (89CE558), a volatile 1024×8 read/write data memory, five 8-bit 1/O ports, one 8-bit input port, two 16-bit timer/event counters (identical to the timers of the 80C51), an additional 16-bit timer coupled to capture and compare latches, a 15-source, two-priority-level, nested interrupt structure, an 8-input ADC, a dual DAC pulse width modulated interfaces.

(UART and I²C-bus), a "watchdog" timer and on-chip oscillator and timing circuits. For systems that require extra capability, the 8XCE558 can be expanded using standard TTL compatible memories and logic.

In addition, the 8XCE558 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, serial ports, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

The device also functions as an arithmetic processor having facilities for both binary and BCD arithmetic plus bit-handling capabilities. The instruction set consists of over 100 instructions: 49 one-byte, 45 two-byte, and 17 three-byte. With a 16 MHz system clock, 58% of the instructions are executed in 0.75µs and 40% in 1.5µs. Multiply and divide instructions require 3µs.

FEATURES

- 80C51 central processing unit
- 32k × 8 ROM resp. FEEPROM expandable externally to 64k bytes
- ROM/FEEPROM Code protection
- 1024 × 8 RAM, expandable externally to 64k bytes
- Seconds Timer
- Two standard 16-bit timer/counters

- An additional 16-bit timer/counter coupled to four capture registers and three compare registers
- A 10-bit ADC with eight multiplexed analog inputs and programmable autoscan
- Two 8-bit resolution, pulse width modulation outputs
- Five 8-bit I/O ports plus one 8-bit input port shared with analog inputs
- I²C-bus serial I/O port with byte oriented master and slave functions
- Full-duplex UART compatible with the standard 80C51
- On-chip watchdog timer
- 15 interrupt sources with 2 priority levels (2 to 6 external sources possible)
- Extended temperature range (-40 to +85°C)
- 4.5 to 5.5V supply voltage range
- Frequency range for 80C51 standard oscillator: 3,5 MHz to 16 MHz
- PLL oscillator with 32 kHz reference and software-selectable system clock frequency¹
- Software enable/disable of ALE output pulse
- Electromagnetic compatibility improvements
- Wake-up from Power-down by external or seconds interrupt


Note 1 Not available yet in the 89CE558

ORDERING INFORMATION

ROMless	ВОМ	EPROM	EPROM TEMPERATURE RANGE °C AND PACKAGE		DRAWING NUMBER
80CE558EBB	83CE558EBB	89CE558EBB	0 to +70, 80-Pin Plastic Quad Flat Pack	3.5 to 16	SOT318
80CE558EFB	83CE558EFB	89CE558EFB	-40 to +85, 80-Pin Plastic Quad Flat Pack	3.5 to 16	SOT318


80CE558/83CE558/89CE558

BLOCK DIAGRAM



80CE558/83CE558/89CE558

FUNCTIONAL DIAGRAM



80CE558/83CE558/89CE558

PINNING DIAGRAM

PINNING DIAGRAM			
Pin	Function	Pin	Function
1	AVref-	42	P3.1/TXD/CLOCK
2	AVref+	43	P3.2/INT0
3	AV _{SS1}	44	P3.3/INT1
4	AV _{DD1}	45	P3.4/T0
5	P5.7/ADC7	46	P3.5/T1
6	P5.6/ADC6	47	P3.6/WR
7	P5.5/ADC5	48	P3.7/RD
8	P5.4/ADC4	49	NC
9	P5.3/ADC3	50	NC
10	P5.2/ADC2	51	XTAL2
11	P5.1/ADC1	52	XTAL1
12	P5.0/ADC0	53	V _{DD3}
13	V _{SS1}	54	V _{SS3}
14	V _{DD1}	55	P2.0/A8
15	ADEXS	56	P2.1/A9
16	PWMO	57	P2.2/A10
. 17	PWM1	58	P2.3/A11
18	EW	59	P2.4/A12
19	P4.0/CMSR0	60	P2.5/A13
20	P4.1/CMSR1	61	P2.6/A14
21	P4.2/CMSR2	62	P2.7/A15
22	P4.3/CMSR3	63	PSEN
23	RSTOUT	64	ALE/WE *
24	P4.4/CMSR4	65	EA
25	P4.5/CMSR5	66	V_{DD4}
26	P4.6/CMT0	67	V _{SS4}
27	P4.7/CMT1	68	P0.7/AD7
28	V _{DD2}	69	P0.6/AD6
29	V _{SS2}	70	P0.5/AD5
30	RSTIN	71	P0.4/AD4
31	P1.0/CT0I/INT2	72	P0.3/AD3
32	P1.1/CT1I/INT3	73	P0.2/AD2
33	P1.2/CT2I/INT4	74	P0.1/AD1
34	P1.3/CT3I/INT5	75	P0.0/AD0
35	P1.4/T2	76	AV _{DD2}
36	P1.5/RT2	77	AV _{SS2}
37	P1.6	78	XTAL3
38	P1.7	79	XTAL4
39	SCL	80	SELXTAL1
40	SDA		
41	P3.0/RXD/DATA		
80	65		
/ .	\neg	* only 8	39CE558 with alternative function
1 1	64		
1 7	Γ		
QUAD FLAT PACK			
24	41		
25	40		
	J		

80CE558/83CE558/89CE558

PIN DESCRIPTION

SYMBOL	PIN	DESCRIPTION				
AV _{ref} - AV _{ref} +	1 2	Low end of analog to digital conversion reference resistor High end of analog to digital conversion reference resistor.				
AV _{SS1} AV _{DD1}	3 4	Analog ground for ADC Analog power supply (+5V) for ADC				
AV _{SS2} AV _{DD2}	77 76	Analog ground; for PLL oscillator Analog power supply; (+ 5V) for PLL oscillator				
P5.7- P5.0	5– 12	Port 5 8-bit input port Port pin Alternative function P5.0-P5.7 Eight input channels to ADC (ADC0-ADC7)				
V _{DD1-4}	•	Digital power supply: +5V power supply pins during normal operation and power reduction modes. All pins must be connected.				
V _{SS1-4}		Digital ground: circuit ground potential. All pins must be connected.				
V _{DD1} V _{SS1}	14 13	Digital power supply				
V _{DD2} V _{SS2}	28 29	Digital power supply				
V _{DD3} V _{SS3}	53 54	Digital power supply				
V _{DD4} V _{SS4}	66 67	Digital power suppty				
ADEXS	15	Start ADC operation: Input starting analog to digital conversion triggered by a programmable edge (ADC operation can also be started by software). This pin must not float				
PWM0	16	Pulse width modulation output 0				
PWM1	17	Pulse width modulation output 1				
EW	18	Enable watchdog timer: Enable for T3 watchdog timer and disable Power-down mode. This pin must not float.				
P4.0 – P4.7	19 – 22 24 – 27	Port 4 8-bit quasi-bidirectional I/O port Port pin Alternative function P4.0 CMSR0 } P4.1 CMSR1 } P4.2 CMSR2 } Timer T2: compare and set/reset outputs on a match with timer T2 P4.3 CMSR3 } P4.4 CMSR4 } P4.5 CMSR5 } P4.6 CMT0 } Timer T2: compare and toggle outputs on a match with timer T2				
RSTIN	30	Reset: Input to reset the 8xCE558.				
RSTOUT	23	Reset: Output of the 8xCE558 for resetting peripheral devices during initialization and Watchdog Timer overflow.				
P1.0 – P1.7	31 – 38	Port 1 8-bit quasi-bidirectional I/O port Port pin Alternative function P1.0 CT0I/INT3} Capture timer inputs for P1.2 CT2I/INT4} timer T2 or external interrupt inputs P1.3 CT3I/INT5) P1.4 T2 : T2 event input, rising edge triggered P1.5 RT2 : T2 timer reset input, rising edge triggered P1.6 P1.7				
SCL	39	I ² C-bus serial clock I/O port				

80CE558/83CE558/89CE558

PIN DESCRIPTION (Continued)

SYMBOL	PIN	DESCRIPTION
SDA	40	I²C—bus serial data I/O port If SCL and SDA are not connected to I²C—buslines, their input levels should be defined otherwise (e.g. by a pull—up resistor to $V_{\rm DD}$) in order to prevent these port input stages from floating, which could affect the total power consumption. Especially during Power—down Mode extra power consumption by floating inputs is an adverse effect.
P3.0 – P3.7	41 – 48	8-bit quasi-bidirectional I/O port Port pin Alternative function P3.0 RXD : Serial input port P3.1 TXD : Serial output port P3.2 INTO : External interrupt P3.3 INTT : External interrupt P3.4 TO : Timer 0 external input P3.5 T1 : Timer 1 external input P3.6 WR : External data memory write strobe P3.7 RD : External data memory read strobe
XTAL2	51	Crystal pin 2: output of the inverting amplifier that forms the oscillator. Left open-circuit when an external oscillator clock is used.
XTAL1	52	Crystal pin 1: input to the inverting amplifier that forms the oscillator, and input to the internal clock generator. Receives the external oscillator clock signal when an external oscillator is used. Must be connected to logic HIGH if the PLL oscillator is selected (SELXTAL1 = LOW)
P2.0 – P2.7	55 - 62	Port2: 8-bit quasi-bidirectional I/O port with internal pull-ups. During access to external memories (RAM/ROM) that use 16-bit addresses (MOVX@DPTR) Port 2 emits the high order address byte. The alternative function of P2.7 for the 89CE558 is the output enable signal for verify/read modes (active low). Port 2 can sink/source one TTL (=4 LSTTL) input. It can drive CMOS inputs without external pull-ups.
PSEN	63	Program Store Enable output: read strobe to the external program memory via Port 0 and 2. Is activated twice each machine cycle during fetches from external program memory. When executing out of external program memory two activations of PSEN are skipped during each access to external data memory. PSEN is not activated (remains HIGH) during no fetches from external program memory. PSEN can sink/source 8 LSTTL inputs. It can drive CMOS inputs without external pull—ups.
ALE/WE	64	Address Latch Enable output: latches the low byte of the address during access of external memory in normal operation. It is activated every six oscillator periods except during an external data memory access. ALE/WE can sink/–source 8 LSTTL inputs. It can drive CMOS inputs without an external pull–up. The alternative function for the 89CE558 is the programming pulse input WE.
		To prohibit the toggling of ALE pin (RFI noise reduction) the bit RFI in the PCON Register (PCON.5) must be set by software. This bit is cleared on RESET and can be set and cleared by software. When set, ALE pin will be pulled down internally, switching an external address latch to a quiet state. The MOVX instruction will still toggle ALE as a normal MOVX. ALE will retain its normal high value during Idle mode and a low value during Power–down mode while in the "RFI" mode. Additionally during internal access (E \overline{A} = 1) ALE will toggle normally when the address exceeds the internal program memory size. During external access (E \overline{A} = 0) ALE will always toggle normally, whether the flag "RFI" is set or not.
EA	65	External Access Input: When, during RESET, EA is held at a TTL HIGH level the CPU executes out of the internal program memory, provided the program counter is less than 32768. When EA is held at a TTL low level during RESET, the CPU executes out of external program memory via Port 0 and Port 2. EA is not allowed to float. EA is latched during RESET and don't care after RESET.
P0.7–P0.0	68 –75	Port 0: 8-bit open drain bidirectional I/O port. It is also the multiplexed low-order address and data bus during accesses to external memory (during theses accesses internal pull-ups are activated). Port 0 can sink/source 8 LSTTL inputs.
XTAL3	78	Crystal pin, output of the inverting amplifier that forms the 32 KHz oscillator
XTAL4	79	Crystal pin, input to the inverting amplifier that forms the 32 KHz oscillator, must be connected to logic LOW if the PLL oscillator is not selected (SELXTAL1 = HIGH).
SELXTAL1	80	Must be connected to logic HIGH level to select the HF oscillator, using the XTAL1/XTAL2 crystal. If pulled low the PLL is selected for clocking of the controller, using the XTAL3/ XTAL4 crystal.

To avoid a 'latch-up' effect at Power-on, the voltage on any pin at any time must not be higher or lower than V_{DD}+ 0.5V or V_{SS}- 0.5V respectively.

80CE558/83CE558/89CE558

ELECTROMAGNETIC COMPATIBILITY (EMC) IMPROVEMENTS

Primary attention was paid on the reduction of electromagnetic emission of the microcontroller 8xCE558.

The following features effect in reducing the electromagnetic emission and additionally improve the electromagnetic susceptibility:

- Four supply voltage pins (V_{DD}) and four ground pins (V_{SS}) with a pair of V_{DD} and V_{SS} at two adjacent pins in the center at one side of the package and at two adjacent pins at the opposite side of the package and one more V_{SS} pin at each of the other two sides of the package
- Separated V_{DD} pins for the internal logic and the port buffers
- Internal decoupling capacitance improves the EMC radiation behavior and the EMC immunity
- External capacitors are to be located as close as possible between pins V_{DD1} and V_{SS1}, V_{DD2} and V_{SS2}, V_{DD3} and V_{SS3} as well as V_{DD4} and V_{SS4}; ceramic chip capacitors are recommended (100nF).

Useful in applications that require no external memory or temporarily no external memory:

The ALE output signal (pulses at a frequency of fcl K/6) can be disabled under software control (bit 5 in the SFR PCON: "RFI"); if disabled, no ALE pulse will occur. ALE pin will be pulled down internally, switching an external address latch to a quiet state. The MOVX instruction will still toggle ALE (external data memory is accessed). ALE will retain its normal HIGH value during Idle mode and a LOW value during Power-down mode while in the "RFI" reduction mode. Additionally during internal access (EA = 1) ALE will toggle normally when the address exceeds the internal program memory size. During external access (EA = 0) ALE will always toggle normally, whether the flag "RFI" is set or not.

18.0 FUNCTIONAL DESCRIPTION

General

The 8xCE558 is a stand-alone high-performance microcontroller designed for use in real time applications such as instrumentation, industrial control, medium to high-end consumer applications and specific automotive control applications.


In addition to the 80C51 standard functions, the device provides a number of dedicated hardware functions for these applications.

The 8xCE558 is a control-oriented CPU with on-chip program and data memory. It can be extended with external program memory up to 64 K bytes. It can also access up to 64 K bytes of external data memory. For systems requiring extra capability, the 8xCE558 can be expanded using standard memories and peripherals.

The 8xCE558 has two software selectable modes of reduced activity for further power reduction- – Idle and Power-down. The Idle mode freezes the CPU while allowing the RAM, timers, serial ports and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator causing all other chip functions to be inoperative. The Power-down mode can be terminated by an external Reset and by any one of the two external interrupts. (see description Wake-up from Power-down mode).

1.1 Memory organization

The central processing unit (CPU) manipulates operands in three memory spaces; these are the 64 K-byte external data memory, 1024 byte internal data memory (consisting of 256 bytes standard RAM and 768 bytes AUX-RAM) and the 64 K-byte internal and external program memory (see Figure 1).



80CE558/83CE558/89CE558

1.1.1 Program Memory

The program memory of the 8xCE558 consists of 32 Kbyte ROM resp. FEEPROM ("Flash Memory") on-chip, externally expandable up to 64 Kbyte. If the EA pin is held HIGH, the 8xCE558 executes out of the internal program memory unless the address exceeds 7FFFH. Locations 8000H through 0FFFFH are then fetched from the external program memory. If the EA pin was set LOW during RESET the 8xCE558 fetches all instructions from the external program memory. The EA input is latched during RESET and is don't care after RESET.

By setting a mask programmable security bit (ROM) resp. by software programmable security byte (FEEPROM) the internal program memory content is protected i.e. it cannot be read out at any time by any test mode or by any instruction in the external program memory space. The MOVC instructions are the only which have access to program code in the internal or external program memory. The EA input is latched during RESET and is 'don't care' after RESET. This implementation prevents from reading internal program code by switching from external program memory to internal program memory during MOVC instruction or an instruction that handles immediate data.

Table 1 lists the access to the internal and external program memory with MOVC instructions when the security feature has been activated.

1.1.2 Internal Data Memory

The internal data memory is divided into three physically separated parts:

256 byte of RAM, 768 byte of AUX-RAM, and a 128-byte special function area. These can be addressed each in a different way (see also Table 2).

- RAM 0 to 127 can be addressed directly and indirectly as in the 80C51. Address pointers are R0 and R1 of the selected registerbank.
- RAM 128 to 255 can only be addressed indirectly. Address pointers are R0 and R1 of the selected registerbank.
- AUX-RAM 0 to 767 is indirectly addressable as external DATA MEMORY locations 0 to 767 via MOVX-Datapointer instruction, unless it is disabled by setting ARD = 1.
- AUX-RAM 0 to 767 is indirectly addressable via pageregister (XRAMP) and MOVX-Ri instructions, unless it is disabled by setting ARD = 1 (see Figure 2). When executing from internal program memory, an access to


AUX-RAM 0 to 767 will not affect the ports P0, P2, P3.6 and P3.7. An access to external DATA MEMORY locations higher than 767 will be performed with the MOVX @ DPTR instructions in the same way as in the 80C51 structure, so with P0 and P2 as data/address bus and P3.6 and P3.7 as write and read timing signals. Note that the external DATA MEMORY cannot be accessed with R0 and R1 as address pointer if the AUX-RAM is enabled (ARD = 0, default).

- The Special Function Registers (SFR) can only be addressed directly in the address range from 128 to 255 (see table 4).
- Four 8-register banks occupy locations 0 through 31 in the lower RAM area. Only one of these banks may be enabled at a time. The next 16 bytes, locations 32 through 47, contain 128 directly addressable bit locations. The stack can be located anywhere in the internal 256 byte RAM. The stack depth is only limited by the available internal RAM space of 256 bytes (see Figure 3). All registers except the program counter and the four 8-register banks reside in the Special Function Register address space.

Table 1.

	Access to Internal Program Memory	Access to External Program Memory
MOVC in internal program memory	YES	YES
MOVC in external program memory	NO	YES

If the security feature has not been activated, there are no restrictions for MOVC instructions.



80CE558/83CE558/89CE558

Table 2.

LOCA	ATION	ADDRESSED
RAM	0 to127	Direct and Indirect
AUX-RAM	0 to767	Indirect Only with MOVX
RAM	128 to255	Indirect Only
SFR	128 to 255	Direct Only

AUX-RAM Page Register XRAMP

The AUX-RAM Page Register is used to select one of three 256-byte pages of the internal 768-byte AUX-RAM for MOVX-accesses via R0 or R1. Its reset value is (XXXXXX00).

	. 7	6	5	4	3	2	1	0
XRAMP (0FAH)	×	х	х	x	х	x	XRAMP1	XRAMP0

x: undefined during read, a write operation must write "0" to these location

ВІТ	SYMBOL	FUNCTION
XRAMP.7	-	(reserved for future use 1)
XRAMP.6	-	(reserved for future use 1)
XRAMP.5	<u> -</u>	(reserved for future use 1)
XRAMP.4	1 -	(reserved for future use 1)
XRAMP.3	-	(reserved for future use 1)
XRAMP.2		(reserved for future use 1)
XRAMP.1	XRAMP1	AUX-RAM page select bit 1 AUX-RAM page select bit 0
XRAMP.0	XRAMP0	

NOTES:

Table 3 shows the memory locations for all possible MOVX-accesses:

Table 3.

ARD1	XRAMP1	XRAMP0	MOVX @Ri,A and MOVX A,@Ri instructions access:
0	0	0	AUX-RAM locations 0 255 (reset cond.)
0	0	1	AUX-RAM locations 256 511
0	1	0	AUX-RAM locations 512 767
0	1	1	*** no valid memory access ***
1	х	X	External RAM locations 0 255

ARD1	XRAMP1	XRAMP0	MOVX @DPTR,A and MOVX A,@DPTR instructions access:			
0	Х	х	AUX-RAM locations 0 767 (reset cond.) External RAM locations 768 65535			
1	X	×	External RAM locations 0 65535			

NOTES:

1. ARD (AUX-RAM Disable) is a bit in Special Function Register PCON

User software should not write 1s to reserved bits. These bits may be used in future 80C51 family products to invoke new features. In that
case, the reset or inactive value of the new bit will be LOW, and its active value will be HIGH. The value read from a reserved bit is
indeterminate.

80CE558/83CE558/89CE558

Table 4. Special Function Register Memory Map and Reset Values

	HIGH NIBBLE OF SFR ADDRESS								
LOW	8	9	A	В	С	D	E	F	
0	P0 % 11111111	P1 % 11111111	P2 % 11111111	P3 % 11111111	P4 % 11111111	PSW % 00000000	ACC % 00000000	B % 00000000	
1	SP 00000111							_	
2	DPL 00000000	-							
3	DPH 00000000	_							
4									
5									
6	ADRSL0 # XXXXXXXX	ADRSL1 # XXXXXXXX	ADRSL2 # XXXXXXXX	ADRSL3 # XXXXXXXX	ADRSL4 # XXXXXXXX	ADRSL5 # XXXXXXXX	ADRSL6 # XXXXXXXX	ADRSL7 # XXXXXXXX	
7	PCON 00000000	_			P5 # XXXXXXXX	ADCON 00000000	ADPSS 00000000	ADRSH # 000000XX	
8	TCON % 00000000	S0CON % 00000000	IEN0 % 00000000	IP0 % X0000000	TM2IR % 00000000	S1CON % 00000000	IEN1 % 00000000	IP1 % 00000000	
9	TMOD 00000000	S0BUF XXXXXXXX	CML0 00000000		CMH0 00000000	S1STA # 11111000		PLLCON 00001101	
Α	TL0 00000000	_	CML1 00000000		CMH1 00000000	S1DAT 00000000	TM2CON 00000000	XRAMP XXXXXX00	
В	TL1 00000000		CML2 00000000		CMH2 00000000	S1ADR 00000000	CTCON 00000000	FMCON * 000X0000	
С	TH0 00000000		CTL0 # XXXXXXXX		CTH0 # XXXXXXXX		TML2 # 00000000	PWM0 00000000	
D	TH1 00000000		CTL1 # XXXXXXXX		CTH1 # XXXXXXXX		TMH2 # 00000000	PWM1 00000000	
E			CTL2 # XXXXXXXX		CTH2 # XXXXXXXX		STE 11000000	PWMP 00000000	
F			CTL3 # XXXXXXXX		CTH3 # XXXXXXXX		RTE 00000000	T3 00000000	

% = Bit addressable register

= Read only register

X = Undefined

* = only in 89CE558

1.2 Addressing

The 8xCE558 has five modes for addressing:

- Register
- Direct
- Register-Indirect
- Immediate
- Base-Register plus Index-Register-Indirect


The first three methods can be used for addressing destination operands. Most


instructions have a "destination/source" field that specifies the data type, addressing methods and operands involved. For operations other than MOVs, the destination operand is also a source operand.

Access to memory addresses is as follows:

- Register in one of the four 8-register banks through Register, Direct or Register-Indirect addressing
- 1024 bytes of internal RAM through Direct or Register-Indirect addressing.
 Bytes 0-127 of internal RAM may be addressed directly/indirectly. Bytes
- 128-255 of internal RAM share their address location with the SFRs and so may only be addressed indirectly as data RAM. Bytes 0-767 of AUX-RAM can only be addressed indirectly via MOVX.
- Special Function Register through direct addressing at address locations 128-255 (see Figure 4).
- External data memory through Register-Indirect addressing
- Program memory look-up tables through Base- Register plus Index-Register-Indirect addressing

80CE558/83CE558/89CE558





1.3 I/O facilities

The 8xCE558 has six 8-bit ports. Ports 0 to 3 are the same as in the 80C51, with the exception of the additional functions of Port 1. The parallel I/O function of Port 4 is equal to that of Ports 1, 2 and 3. Port 5 has a parallel input port function, but has no function as an output port.

The SDA and SCL lines serve the serial port Sl01 (I 2 C). Because the I 2 C-bus may be active while the device is disconnected from V_{DD}, these pins, are provided with open drain drivers.

Ports 0, 1, 2, 3, 4 and 5 perform the following alternative functions:

- Port 0: provides the multiplexed low-order address and data bus used for expanding the 8xCE558 with standard memories and peripherals.
- Port 1: Port 1 is used for a number of special functions:
 - 4 capture inputs (or external interrupt request inputs if capture information is not utilized)
 - external counter input
 - external counter reset input

- Port 2: provides the high-order address bus when the 8xCE558 is expanded with external Program Memory and/or external Data Memory.
- Port 3: pins can be configured individually to provide:
 - external interrupt request inputs
 - counter inputs
 - receiver input and transmitter output of serial port SIO 0 (UART)
 - control signals to read and write external Data Memory

80CE558/83CE558/89CE558

- Port 4: can be configured to provide signals indicating a match between timer counter T2 and its compare registers.
- Port 5: may be used in conjunction with the ADC interface. Unused analog inputs can be used as digital inputs. As Port 5 lines may be used as inputs to the ADC, these digital inputs have an inherent hysteresis to prevent the input logic from drawing too much current from the power lines when driven by analog signals. Channel to channel crosstalk should be taken into consideration when both digital and analog signals are simultaneously input to Port 5 (see DC characteristics).

All ports are bidirectional with the exception of Port 5 which is an input port.

Pins of which the alternative function is not used may be used as normal bidirectional

The generation or use of a Port 1, Port 3 or Port 4 pin as an alternative function is carried out automatically by the 8xCE558 provided the associated Special Function Register bit is set HIGH.

The pull-up arrangements of Ports 1 - 5 are shown in Figure 5.

1.4 Pulse Width Modulated Outputs

The 8XCE558 contains two pulse width modulated output channels (see Figure 6). These channels generate pulses of programmable length and interval. The

repetition frequency is defined by an 8-bit prescaler PWMP, which supplies the clock for the counter. The prescaler and counter are common to both PWM channels. The 8-bit counter counts modulo 255, i.e., from 0 to 254 inclusive. The value of the 8-bit counter is compared to the contents of two registers: PWM0 and PWM1. Provided the contents of either of these registers is greater than the counter value, the corresponding PWM0 or PWMT output is set LOW. If the contents of these registers are equal to, or less than the counter value, the output will be HiGH. The pulse-width-ratio is therefore defined by the contents of the registers PWM0 and PWM1. The pulse-width-ratio is in the range of 0/255 to 255/255 and may be programmed in increments of 1/255.

Buffered PWM outputs may be used to drive DC motors. The rotation speed of the motor would be proportional to the contents of PWMn. The PWM outputs may also be configured as a dual DAC. In this application, the PWM outputs must be integrated using conventional operational amplifier circuitry. If the resulting output voltages have to be accurate, external buffers with their own analog supply should be used to buffer the PWM outputs before they are integrated. The repetition frequency fpwm, at the PWMn outputs is give by:

$$fpwm = \frac{f_{CLK}}{2 \times (1 + PWMP) \times 255}$$

This gives a repetition frequency range of 123Hz to 31.4kHz (f_{CLK} = 16MHz). By

loading the PWM registers with either 00H or FFH, the PWM channels will output a constant HIGH or LOW level, respectively. Since the 8-bit counter counts modulo 255, it can never actually reach the value of the PWM registers when they are loaded with

When a compare register (PWM0 or PWM1) is loaded with a new value, the associated output is updated immediately. It does not have to wait until the end of the current counter period. Both PWMn output pins are driven by push-pull drivers. These pins are not used for any other purpose.

Prescaler frequency control register PWMP


PWMP (FEH) 7 6 5 4 3 2 1 0 MSB LSB

Bit Function
PWMP.0-7 Prescaler division factor = (PWMP) + 1.

PWM0 (FCH) PWM1 (FDH) 7 6 5 4 3 2 1 0 MSB LSB

Reading PWMP gives the current reload value. The actual count of the prescaler cannot be read.

Bit Function
PWM0.0-7 Low/high ratio of
PWM1.0-7 $\overline{PWMn} = \frac{(PWMn)}{255 - (PWMn)}$



80CE558/83CE558/89CE558

1.5 Analog / Digital Converter

In order to have a minimum of ADC service overhead in the microcontroller program, the ADC is able to operate autonomously by it's configurable autoscan feature and a set of 8 buffer registers (10 bit), which store the result of the conversion of each analog input channel. The functional diagram of the ADC is shown in Figure 7.

Feature Overview:

10-bit resolution.

15μs ... 50μs

Offset error

- 8 multiplexed analog inputs.
- Programmable autoscan of the analog inputs.
- Bit oriented 8-bit scan-select register to select analog inputs.
- Continuous scan or one time scan configurable from 1 to 8 analog inputs.
- Start of a conversion by software or with an external signal.
- Programmable prescaler (div by 2, 4, 6, 8) to adapt to different oscillator frequencies.
- Eight 10-bit buffer registers, one register for each analog input channel.
- for each analog input channel.

 Conversion time for one A/D conversion:

Differential non-linearity : DLe 1 LSB.

Integral non-linearity : !Le 2 LSB.

• Gain error : Ge 0.4 %.

: OSe 2 LSB.

Absolute voltage error : Ae 3 LSB.

Channel to channel matching

: Mctc 1 LSB.

Crosstalk between analog inputs

: Ct < -60dB. @10 0 kHz.

- Monotonic and no missing codes.
- Separated analog (AVDD, AVSS) and digital (VDD, VSS) supply voltages.
- Reference voltage at two special pins : AVREF- and AVREF+.

1.5.1 Functional description:

Table 5.

ADCON	A/D control register	read/ write
ADPSS	Analog port scan- select register	read/ write
ADRSLn	8 A/D result registers, contain the 8 lower bits	read only
ADRSH	A/D result register, contains the 2 higher bits	read only
P5	Digital input port (shared with ana- log inputs)	read only

After a RESET of the microcontroller the ADCON and ADPSS register bits are initialized to zero, registers ADRSLn and ADRSH are undefined.

ADRSLn and ADRSH are specified as read only registers to prevent conflict situations between software write operation and writing the A/D conversion result in ADRSn by the hardware.

1.5.2 Idle and Power-down Mode for the A/D converter


If the Idle or Power-down Mode is activated, then an A/D conversion in progress is aborted, the ADSST flag is cleared and the internal clock is halted. The interrupt flag ADINT will not be set. The ADRSn registers 10 bit buffer are not affected.

Table 6 shows resultant conversion times (tconv) at external clock frequencies (f_{CLK}) and ADC prescaler divisors (m), which are programmable by the bits ADCON.7 and ADCON.6. For conversion times outside the specified range the specified characteristics are not guaranteed; those conversion times are put in brackets.


Table 6. Configuration time configurable examples (tconv/ms)

f _{CLK} m	6MHz	8MHz	12MHz	16MHz
2	26	19.5	[13]	[9.75]
4	50	37.5	25	18.75
6	[74]	[55.5]	37	27.75
8	[98]	[73.5]	49	36.75

conversion time = 6 x m + 1 machine cycles



80CE558/83CE558/89CE558



80CE558/83CE558/89CE558

1.5.3 A/D Control Register ADCON

	7	6	5	4	3	2	1	0
ADCON (D7H)	ADPR1	ADPR0	ADPOS	ADINT	ADSST	ADCSA	ADSRE	ADSFE

Bit	Symbol	Function
ADCON.7	ADPR1	Control bit for the prescaler.
ADCON.6	ADPR0	Control bit for the prescaler. ADPR1=0 APPR0=0 Prescaler divides by 2. ADPR1=0 ADPR0=1 Prescaler divides by 4. ADPR1=1 ADPR0=0 Prescaler divides by 6. ADPR1=1 ADPR0=1 Prescaler divides by 8.
ADCON.5	ADPOS	ADPOS is reserved for future use. Must be "0" if ADCON is written.
ADCON.4	ADINT	ADC interrupt flag. This flag is set when all selected analog inputs are converted, as well in continuous scan as in one time scan mode. An interrupt is invoked if this interrupt is enabled. ADINT must be cleared by software. It cannot be set by software.
ADCON.3	ADSST	ADC start and status. Setting this bit by software or by hardware (via ADEXS input) starts the A/D conversion of the selected analog inputs. ADSST stays a 'one' in continuous scan mode. In one time scan mode, ADSST is cleared when the last selected analog input channel has been converted. As long as ADSST is a one, new start commands to the ADC- block are ignored. An A/D conversion in progress is aborted if ADSST is cleared by software.
ADCON.2	ADCSA	Continuous scan of the selected analog input after a start of A/D conversion. One time scan of the selected analog inputs after a start of A/D conversion.
ADCON.1	ADSRE	A rising edge at inputs ADEXS will start the A/D conversion and generate a capture signal. A rising edge at input ADEXS has no effect.
ADCON.0	ADSFE	A falling edge at input ADEXS will start the A/D conversion and generate a capture signal. A falling edge at input ADEXS has no effect.

1.5.4 A/D Input Port Scan-Select Register ADPSS

		•						
	7	6	5	4	3	2	1	0
ADPSS (E7H)	ADPSS7	ADPSS6	ADPSS5	ADPSS4	ADSS3	ADPSS2	ADPSS1	ADPSS0

ADPSS7-0 For each individual bit position:

- 0 = The corresponding analog input is skipped in the auto-scan loop.
- The corresponding analog input is included in the auto-scan loop.

If all bits are 'zero' then no A/D conversion can be started. If ADPSS is written while an A/D conversion is in progress (ADSST in the ADCON register is 'one') then the auto-scan loop with the previous selected analog inputs is completed first. The next auto-scan loop is performed with the new selected analog inputs.

1.5.5 A/D Result Registers ADRSLn and ADRSH:

There are 8 ADRSLn registers and one ADRSH register. Reading an ADRSLn register by software copies at the same time the two highest bits of the corresponding 10-bit conversion value in two latches. These two latches form bit position 0 and bit position 1 of register ADRSH. The upper 6 bits of ADRSH are all 0's if read. ADRSLn and ADRSH are read only registers.

1.6 Timer / Counters

The 8xCE558 contains three 16-bit timer/event counters: Timer 0, Timer 1 and Timer T2 and one 8-bit timer, T3. Timer 0 and Timer 1 may be programmed to carry out the following functions:

- Measure time intervals and pulse durations
- Count events
- Generate interrupt requests

1.6.1 Timer 0 and Timer 1

Timers 0 and 1 each have a control bit in SFR TMOD that selects the timer or counter function of the corresponding timer.

In the timer function, the register is incremented every machine cycle. Thus, one can think of it as counting machine cycles. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the counter function, the register is incremented in response to a 1-to-0 transition at the corresponding external input pin, T0 or T1. In this function, the external input pin, T0 or T1. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a HIGH in one cycle and a LOW in the next cycle, the counter is incremented. Thus, it takes two machine cycles (24 oscillator periods) to recognize a 1- to-0 transition. There are no restrictions on the duty cycle of the external input signal, but to insure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

80CE558/83CE558/89CE558

Timer 0 and Timer 1 can be programmed independently to operate in one of four modes:

- Mode 0: 8-bit timer or 8-bit counter each with divide by-32 prescaler
- Mode 1: 16-bit time-interval or event counter
- Mode 2: 8-bit time-interval or event counter with automatic reload upon overflow
- Mode 3: -Timer 0: one 8-bit time-Interval or event counter and one 8-bit time-Interval counter -Timer 1: stopped

When Timer 0 is in Mode 3, Timer 1 can be

programmed to operate in Modes 0, 1 or 2 but cannot set an interrupt request flag or generate an interrupt. However the overflow from Timer 1 can be used to pulse the serial port baud-rate generator.


With a 16 MHz crystal, the counting frequency of these timer/counters is as follows:


- In the timer function, the timer is incremented at a frequency of 1,33 MHz a division by 12 of the oscillator frequency
- 0 Hz to an upper limit of 0.66 MHz (1/24 of the oscillator requency) when programmed for external inputs

Both internal and external inputs can be gated to the counter by a second external source for directly measuring pulse durations.

When configured as a counter, the register is incremented on every falling edge on the corresponding input pin, T0 or T1. The incremented register value can be read earliest during the second machine cycle after that one, during which the incrementing pulse occurred.

The counters are started and stopped under software control. Each one sets its interrupt request flag when it overflows from all HIGHs to all LOWs (or automatic reload value), with the exception of mode 3 as previously described.





689

80CE558/83CE558/89CE558

1.6.2 Timer T2

Timer T2 is a 16 bit timer/counter which has capture and compare facilities.

The operational diagram is shown in Figure


The 16 bit timer/counter is clocked via a prescaler with a programmable division factor of 1, 2, 4 or 8. The input of the prescaler is clocked with 1/12 of the clock frequency, or by an external source connected to the T2 input, or it is switched off. The maximum repetition rate of the external clock source is $f_{\rm CLK}/12$, twice that of Timer 0 and Timer 1. The prescaler is incremented on a rising

edge. It is cleared if its division factor or its input source is changed, or if the timer/counter is reset (see also Figure 11: TM2CON). T2 is readable 'on the fly', without any extra read latches; this means that software precautions have to be taken against misinterpretation at overflow from least to most significant byte while T2 is being read. T2 is not loadable and is reset by the RST signal or at the positive edge of the input signal RT2, if enabled. In the Idle mode the timer/counter and prescaler are reset and halted.


T2 is connected to four 16-bit Capture


Registers: CT0, CT1, CT2 and CT3. A rising or falling edge on the inputs CT01, CT11, CT21 or CT31 (alternative function of Port 1) results in loading the contents of T2 into the respective Capture Registers and an interrupt request.

Using the Capture Register CTCON (see Figure 12), these inputs may invoke capture and interrupt request on a positive, a negative edge or on both edges. If neither a positive nor a negative edge is selected for capture input, no capture or interrupt request can be generated by this input.



80CE558/83CE558/89CE558






80CE558/83CE558/89CE558


The contents of the Compare Registers CM0, CM1 and CM2 are continuously compared with the counter value of Timer T2. When a match occurs, an interrupt may be invoked. A

match of CM0 sets the bits 0-5 of Port 4, a CM1 match resets these bits and a CM2 match toggles bits 6 and 7 of Port 4, provided these functions are enabled by the STE resp.

RTE registers. A match of CM0 and CM1 at the same time results in resetting bits 0-5 of Port 4. CM0, CM1 and CM2 are reset by the RSTIN signal.



For more information concerning the TM2CON, CTCON, TM2IR and the STE/RTE registers see IC20 handbook 1994.



692

January 1993

80CE558/83CE558/89CE558

Port 4 can be read and written by software without affecting the toggle, set and reset signals. At a byte overflow of the least significant byte, or at a 16-bit overflow of the timer/counter, an interrupt sharing the same interrupt vector is requested. Either one or both of these overflows can be programmed to request an interrupt.

All interrupt flags must be reset by software.

1.7 Watchdog Timer (T3) (see Figure 16)

In addition to Timer T2 and the standard timers, a watchdog timer consisting of an 11-bit prescaler and an 8-bit timer is also incorporated.

The timer is incremented every 1,5 ms,

derived from the oscillator frequency of 16 MHz by the following:

12 x 2048

 $f_{timer} = f_{CLK}$

When a timer overflow occurs, the microcontroller - but not the PLL - is reset and a reset output pulse is generated at pin RSTOUT.

To prevent a system reset the timer must be reloaded in time by the application software. If the processor suffers a hardware/software malfunction, the software will fail to reload the timer. This failure will produce a reset upon overflow thus preventing the processor running out of control. The watchdog timer can only be reloaded if the condition flag


WLE = PCON.4 has been previously set by software.


At the moment the counter is loaded the condition flag is automatically cleared.

The time interval between the timer's reloading and the occurrence of a reset depends on the reloaded value. For example, this may range from 1,5 ms to 0,375 s when using an oscillator frequency of 16 MHz.

In the Idle state the watchdog timer and reset circuitry remain active.

The watchdog timer is controlled by the watchdog enable pin (EW). A LOW level enables the watchdog timer and disables the Power-down mode. A HIGH level disables the watchdog timer and enables the Power-down mode.





80CE558/83CE558/89CE558

1.8 Serial I/O

The 8xCE558 is equipped with two independent serial ports: SIO0 and SI01. SIO0 is the full duplex UART port, identical to the PCB80C51 serial port. SIO1 is an I²C-bus serial I/O interface with byte oriented master and slave functions.

1.8.1 SIO0 (UART)

SIO 0 is a full duplex serial I/O port - it can transmit and receive simultaneously. This serial port is also receive-buffered. It can commence reception of a second byte before the previously received byte has been read from the receive register. If, however, the first byte has still not been read by the time reception of the second byte is complete, one of the bytes will be lost. The SIO0 receive and transmit registers are both accessed via the S0BUF special function register. Writing to S0BUF loads the transmit register, and reading S0BUF accesses to a physically separate receive register. SIO0 can operate in 4 modes:

Mode 0: Serial data is transmitted and received through RXD. TXD outputs the shift clock. 8 data bits

are transmitted/received (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.

Mode 0: 10 bits are transmitted via TXD or received through RXD: a start bit (0), 8 data bits (LSB first), and a stop bit(1). On receive, the stop bit is put into RB8 (SOCON special function register). The baud rate is variable.

Mode 0: 11 bits are transmitted through TXD or received through RXD: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8 in S0CON) can be assigned the value of 0 or 1. With nominal software, TB8 can be the parity bit (P in PSW). During a receive, the 9th data bit is stored in RB8 (S0CON), and the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.

11 bits are transmitted through TXD or received through RXD: a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). Mode 3 is the same as Mode 2 except the baud rate which is variable in Mode 3.

In all four modes, transmission is initiated by any instruction that writes to the SOBUF function register. Reception is initiated in Mode 0 when RI = 0 and REN = 1. In the other three modes, reception is initiated by the incoming start bit provided that REN = 1.

Modes 2 and 3 are provided for multiprocessor communications. In these modes, 9 data bits are received with the 9th bit written to RB8. The 9th bit is followed by the stop bit. The port can be programmed so that with receiving the stop bit, the serial port interrupt will be activated if, and only if RB8 = 1.

This feature is enabled by setting bit SM2 in S0CON. This feature may be used in multiprocessor systems.

For more information about how to use the UART in combination with the registers SOCON, PCON, IENO, SOBUF and Timer register refer to the 80C51 Data Handbook IC20 1992.

	(MSB)	•						(LSB)
SOCON (98H)	SM0	SM1	SM2	REN	TB8	RB8	TI	RI

Mode 0:

Where SM0, SM1 specify the serial port mode, as follows:

SM0	SM1	Mode Rate	Description	Baud
0	0	0	shift register	f _{CLK} /12
0	1	1	8-bit UART	variable
1	0	2	9-bit UART	f _{CLK} /64 or f _{CLK} /32
1	1	3	Q.bit HADT	variable

- SM2 enables the multiprocessor communication feature in modes 2 and 3. In mode 2 or 3, if SM2 is set to 1,, then RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1, then RI will not be activated if a valid stop bit was not received. In mode 0, SM2 should be 0.
- REN enables serial reception. Set by software to enable reception. Clear by software to disable reception.

- TB8 is the 9th data bit that will be transmitted in modes 2 and 3. Set or clear by software as desired.
- RB8 in modes 2 and 3, is the 9th data bit that was received. In mode 1, if SM2 = 0, RB8 is the stopbit that was received in mode 0, RB8 is not used.
- TI is the transmit interrupt flag. Set by hardware at the end of the 8th bit time in mode
 0, or at the beginning of the stop bit in the
 other modes, in any serial transmission.
 Must be cleared by software.
- RI is the receive interrupt flag. Set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.

Figure 17. Serial Port Control (S0CON) Register

80CE558/83CE558/89CE558

1.8.2 SIO1 (I²C-bus Interface)

The I²C-bus is a simple bidirectional 2-wire bus for efficient inter-IC data exchange. Out-standing features of the I²C-bus are:

- Only two bus lines are required: a serial clock line (SCL) and a serial data line (SDA)
- Each device connected to the bus is software addressable by a unique address
- Masters can operate as Master-transmitter or as Master-receiver
- It's a true multi-master bus including collision detection and arbitration to prevent data corruption if two or more masters simultaneously initiate data transfer
- Serial clock synchronization allows devices with different bit rates to communicate via the same serial bus
- ICs can be added to or removed from an I²C-bus system without affecting any other circuit on the bus
- Fault diagnostics and debugging are simple; malfunctions can be immediately traced

The on-chip I²C logic provides a serial interface that meets the I²C-bus specification, supporting all I²C-bus modes of operation, they are:

- Master transmitter
- Master receiver
- Slave transmitter
- Slave receiver

The SI01 logic performs a byte oriented data transport, clock generation, address recognition and bus control arbitration are all controlled by hardware. Via two pins the external I²C-bus is interfaced to the SIO1 logic:

SCL serial clock I/O and SDA (serial data I/O), (see Special Function Register bit S1CON.6/ENS1 for enabling the SIO1 logic).

The SIO1 logic handles byte transfer autonomously. It keeps track of the serial transfers, and a status register (S1STA) reflects the status of SIO1 and the I²C-bus.

Via the following four Special Function Registers the CPU interfaces to the I²C logic.

S1CON control register. Bit addressable by the CPU

S1STA status register whose contents may be used as a vector to service routines.

S1DAT data shift register. The data byte is stable as long as S1CON.3/SI=1.

S1ADR slave address register. It's LSB enables/ disables general call address recognition.

The Control Register, S1CON:
The CPU can read from and write to this
8-bit, directly addressable SFR. Two bits are
affected by the SIO1 hardware: the SI bit is
set when a serial interrupt is requested, and
the STO bit is cleared when a STOP

condition is present on the I²C bus. The STO bit is also cleared when ENS1 = "0".

S1CON (D8H)



ENS1, the SIO1 Enable Bit

ENS1 = "0": When ENS1 is "0", the SDA and SCL outputs are in a high impedance state. SDA and SCL input signals are ignored, SIO1 is the "not addressed" slave state, and the STO bit in S1CON is forced to "0". No other bits are affected.


ENS1 = "1": When ENS1 is "1", SIO1 is enabled.

In the following text, it is assumed that ENS1 = "1"

ENS1 should not be used to temporarily release SIO1 from the I²C-bus since, when ENS1 is reset, the I2C bus status is lost. The AA flag should be used instead (see description of the AA flag in the following text).

STA, the START Flag

STA = "1": When the STA bit is set to enter a master mode, the SIO1 hardware checks the status of the I2C bus and generates a START condition if the bus is free. If the bus is not free, then SIO1 waits for a STOP condition (which will free the bus) and generates a START condition after a delay of a half clock period of the internal serial clock generator.



80CE558/83CE558/89CE558

If STA is set while SIO1 is already in a master mode and one or more bytes are transmitted or received, SIO1 transmits a repeated START condition. STA may be set at any time. STA may also be set when SIO1 is an addressed slave

STA = "0": When the STA bit is reset, no START condition or repeated START condition will be generated.

STO, the STOP Flag

STO = "1": When the STO bit is set while SIO1 is in a master mode, a STOP condition is transmitted to the I²C bus. When the STOP condition is detected on the bus, the SIO1 hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from an error condition. In this case, no STOP condition is transmitted to the I²C bus. However, the SIO1 hardware behaves as if a STOP condition has been received and switches to the defined "not addressed" slave receiver mode. The STO flag is automatically cleared by hardware.

If the STA and STO bits are both set, the a STOP condition is transmitted to the I²C bus if SIO1 is in a master mode (in a slave mode, SIO1 generates an internal STOP condition which is not transmitted). SIO1 then transmits a START condition.

STO = "0": When the STO bit is reset, no STOP condition will be generated.

SI, the Serial Interrupt Flag

SI = "1": When the SI flag is set, then, if the EA and ES1 (interrupt enable register) bits are also set, a serial interrupt is requested. SI is set by hardware when one of the following events occur:

- A START condition is generated in MST mode.
- The own slave address has been received during AA = logic 1.
- The general call address has been received while S1ADR.0 and AA = logic
- A data byte has been received or transmitted as selected slave.
- A STOP or START condition is received as selected slave receiver or transmitter.

While SI is set, the low period of the serial clock on the SCL line is stretched, and the serial transfer is suspended. A high level on the SCL line is unaffected by the serial interrupt flag. SI must be reset by software.

SI = "0": When the SI flag is reset, no serial interrupt is requested, and there is no stretching of the serial clock on the SCL line.

AA, the Assert Acknowledge Flag

AA = "1": If the AA flag is set, an acknowledge (low level to SDA) will be

returned during the acknowledge clock pulse on the SCL line when:

- The "own slave address" has been received
- The general call address has been received while the general call bit (GC) in S1ADR is set
- A data byte has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver

AA = "0": if the AA flag is reset, a not acknowledge (high level to SDA) will be returned during the acknowledge clock pulse on SCL when:

- A data has been received while SIO1 is in the master receiver mode
- A data byte has been received while SIO1 is in the addressed slave receiver mode

When SIO1 is in the not addressed slave mode, its own slave address and the general call address are ignored. Consequently, no acknowledge is returned, and a serial interrupt is not requested. Thus, SIO1 can be temporarily released from the I2C bus while the bus status is monitored. While SIO1 is released from the bus, START and STOP conditions are detected, and serial data is shifted in. Address recognition can be resumed at any time by setting the AA flag. If the AA flag is set when the part's own slave address or the general call address has been partly received, the address will be recognized at the end of the byte transmission.

CR0, CR1, and CR2, the Clock Rate Bits These three bits determine the serial clock frequency when SIO1 is in a master mode. The various serial rates are shown in Table 7.

Table 7. Serial Clock Rates

			BIT FREQUENCY (kHz) AT f _{CLK}		
CR2	CR1	CR0	12MHz	16MHz	
1	0	0	50	66.7	
1	0	1	3.75	5	
1	1	0	75	100	
1	1	1 1	100	-	
0	0	0	200	266.7	
0	0	1	7.5	10	
lŏ	1	0	300	400	
0	1	1	400	-	

The frequencies shown in Table 7 are unimportant when SIO1 is in a slave mode. In the slave modes, SIO1 will automatically synchronize with any clock frequency up to 100kHz

Except from the bit rate selection (see Table 7) and the timing of the SCL and SDA signals (see AC electrical characteristics in section 10 of this data sheet) the SIO circuit is the same as described in detail in the 8xC552 section of this handbook.

ΔΑ

Assert acknowledge bit, When this bit is set, an acknowledge is returned after any one of the following conditions:

- Own slave address is received
- General call address is received (S1ADR.0 = logic 1)
- A data byte is received, while the device is programmed to be a master receiver
- A data byte is received, while the device is a selected slave receiver

When the bit is reset, no acknowledge is returned. Consequently, no interrupt is requested when the own address or general is received.

Si

SIO1 interrupt flag. This is set, and an interrupt request is generated, after any of the following events occur:

- A START condition is generated in MST
- The own slave address has been received during AA = logic 1
- The general call address has been received while S1ADR.0 and AA = logic 1
- A data byte has been received or transmitted in MST mode (even if arbitration is lost)
- A data byte has been received or transmitted as selected slave
- A STOP or START condition is received as selected slave receiver or transmitter

STO

STOP flag. When in master mode, and this bit is set a STOP condition is generated. A STOP condition detected on the I²C-bus clears this bit. This bit may also be set in slave mode in order to recover from an error condition. Then no STOP condition is generated to the I²C-bus, but the hardware releases the SDA and SCL lines and switches to the not selected receiver mode. The STOP flag is cleared by the hardware.

80CE558/83CE558/89CE558

STA

START flag. When this bit is set in slave mode, the hardware checks the I²C-bus and generates a START condition if the bus is free or after the bus becomes free. If the device operates in master mode it will generate a repeated START condition.

ENS₁

0 = Serial I/O Disabled and reset. SDA and SCL outputs are open drain.

1 = Serial I/O Enabled.

Serial status register S1STA (S1STA is a read only register)

S1STA (D9H)

7	6	5	4	3	2	1	0	
SC4	SC3	SC2	SC1	SC0	0	0	0	

S1STA.3 - S1STA.7 hold a status code. S1STA.0 - S1STA.2 are held LOW. The contents of the status register may be used as a vector to a service routine. This optimize the response time of the software and consequently that of the I²C-bus.

Abbreviations used:

SLA: 7-bit slave address

R : Read bit W : Write bit

ACK : Acknowledgement (acknowledge bit = logic 0)

ACK : Not acknowledgement (acknowledge bit = logic 1)

DATA: 8b-t data byte to or from I^2C -bus MST: Master

MST : Master
SLV : Slave
TRX : Transmitter
REC : Receiver

The following is a list of the status codes:

MST/TRX mode

S1STA value

January 1993

 08H - A START condition has been transmitted

10H - A repeated START condition has been transmitted

18H - SLA and W have been transmitted, ACK has been received

20H - SLA and W have been transmitted, ACK received

28H - DATA and S1DAT has been transmitted, ACK received

30H - DATA and S1DAT has been transmitted, ACK received

38H - Arbitration lost in SLA, R/W or DATA

MST/REC mode S1STA value

38H - Arbitration lost while returning ACK

40H - SLA and R have been transmitted, ACK received

48H - SLA and R have been transmitted, ACK received

50H - DATA has been received, ACK returned

58H - DATA has been received, ACK returned

SLV/REC mode

\$1STA value

60H - Own SLA and W have been received, ACK returned

68H - Arbitration lost in SLA, R/W as MST. Own SLA and W have been received, ACK returned

70H - General CALL has been received, ACK returned

78H - Arbitration lost in SLA, R/W as MST. General call has been received

80H - Previously addressed with own SLA. DATA byte received, ACK returned

88H - Previously addressed with own SLA. DATA byte received, ACK returned

90H - Previously addressed with general call. DATA byte has been received, ACK has been returned

 98H - Previously addressed with general call. DATA byte has been received, ACK has been returned

A0H - A STOP condition or repeated START condition has been received while still addressed as SLV/REC or SLV/TRX.

SLV/TRX mode

S1STA value

A8H - Own SLA and R have been received, ACK returned

BOH - Arbitration lost in SLA, R/W as MST. Own SLA and R have been received, ACK returned

B8H - DATA byte has been transmitted, ACK returned

C0H - DATA byte has been transmitted, ACK returned

C8H - Last DATA byte has been transmitted (AA = logic 0), ACK received

Miscellaneous

S1STA value

 O0H - Bus error during MST mode or selected (AA = logic 0), ACK received

The data shift register S1DAT S1DAT (DAH)

310,	אטן זו	117					
7	6	5	4	3	2	1	0

This register contains the serial data to be transmitted or data which has been received. Bit 7 is transmitted or received first; i.e. data is shifted from right to left.

The address register S1ADR S1ADR (DBH)

		,					
7	6	5	4	3	2	1	0

S1ADR.0, GC

0 = general call address is not recognized

1 = general call address recognized

S1ADR.7 - 1 : own slave address

This 8-bit register may be loaded with the 7-bit slave address to which the controller will respond when programmed as a slave receiver/transmitter. The LSB (GC) is used to determine whether the general call address is recognized.

1.9 Interrupt System

External events and the real-time-driven on-chip peripherals require service by the CPU asynchronously to the execution of any particular section of code. To tie the asynchronous activities of these functions to normal program execution a multiple-source, two-priority-level, nested interrupt system is provided. Interrupt response time in a single-interrupt system is in the range from 2.25us to 6.75 us when using a 16 MHz crystal. The latency time depends on the sequence of instructions executed directly after an interrupt request.

The 8xCE558 acknowledges interrupt requests from 15 sources as follows (see Figure 19):

- UART serial I/O port receive/transmit interrupt
- I²C-bus interface serial I/O interrupt
- ADC autoscan completion interrupt
- 'Seconds' timer interrupt SEC (ORed with INT1)
- INTO and INT1 external interrupts
- Timer 0 and Timer 1 internal timer/counter interrupts
- Timer 2 internal timer/counter byte and/or 16-bit overflow, 3 compare and 4 capture interrupts (or 4 additional external interrupts). (1)

697

80CE558/83CE558/89CE558

The External Interrupts INTO and INTT can each be either level-activated or transition-activated, depending on bits IT0 and IT1 in register TCON. The flags that actually generate these interrupts are bits IE0 and IE1 in TCON. When an external interrupt is generated, the corresponding request flag is cleared by the hardware when the service routine is vectored to only if the interrupt was transition-activated. If the interrupt was level-activated then the interrupt request flag remains set until the external interrupt pin INTx goes high. Consequently the external source has to hold the request active until the requested interrupt is actually generated. Then it has to deactivate the request before the interrupt service routine is completed, or else another interrupt will be generated. As these external interrupts are active LOW a "wire-ORing" of several interrupt sources to one input pin allows expansion.

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in their respective timer/counter register (except for Timer 0 in Mode 3 of the serial interface). When a Timer interrupt is generated, the flag that generated it is cleared by the on-chip hardware when the service routine is vectored to.

The eight Timer/Counter T2 Interrupt sources are: 4 capture Interrupts (1), 3 compare interrupts and an overflow interrupt. The appropriate interrupt request flags must be cleared by software.

The UART Serial Port Interrupt is generated by the logical OR of RI and TI. Neither of these flags is cleared by hardware. The service routine will normally have to determine whether it was RI or TI that generated the interrupt, and the bit will have to be cleared by software.

The I²C Interrupt is generated by bit SI in register S1CON. This flag has to be cleared by software.

The ADC Interrupt is generated by bit ADINT, which is set when of all selected analog inputs to be scanned, the conversion is finished. ADINT must be cleared by software. It cannot be set by software.

All of the bits that generate interrupts can be

set or cleared by software, with the same result as though it had been set or cleared by hardware (except the ADC interrupt request flag ADINT, which cannot be set by software). That is, interrupts can be generated or pending interrupts can be cancelled in software.

The Interrupts X0, T0, X1, T1, SEC, S0 and S1 are capable to terminate the Idle Mode.

Interrupt Enable Registers

Each interrupt source can be individually enabled or disabled by setting or clearing a bit in the interrupt enable special function registers IENO and IEN1. All interrupt sources can also be globally enabled or disabled by setting or clearing bit EA in IENO. The interrupt enable registers are described in Figures 20 and 21.

Interrupt Priority Structure

Each interrupt source can be assigned one of two priority levels. Interrupt priority levels are defined by the interrupt priority special function registers IPO and IP1. IPO and IP1 are described in Figures 22 and 23.

Interrupt priority levels are as follows: "0"—low priority

"1"-high priority

A low priority interrupt may be interrupted by a high priority interrupt. A high priority interrupt cannot be interrupted by any other interrupt source. If two requests of different priority occur simultaneously, the high priority level request is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus, within each priority level, there is a second priority structure determined by the polling sequence. This second priority structure is shown in Table 8.

Interrupt Handling

The interrupt sources are sampled at S5P2 of every machine cycle. The samples are polled during the following machine cycle. If one of the flags was in a set condition at S5P2 of the previous machine cycle, the polling cycle will find it and the interrupt system will generate an LCALL to the appropriate service routine, provided this hardware- generated LCALL is not blocked by any of the following conditions:

- An interrupt of higher or equal priority level is already in progress.
- The current machine cycle is not the final cycle in the execution of the instruction in progress. (No interrupt request will be serviced until the instruction in progress is completed.)
- The instruction in progress is RETI or any access to the interrupt priority or interrupt enable registers. (No interrupt will be serviced after RETI or after a read or write to IPO, IP1, IEO, or IE1 until at least one other instruction has been subsequently executed.)

The polling cycle is repeated with every machine cycle, and the values polled are the values present at S5P2 of the previous machine cycle. Note that if an interrupt flag is active but is not being responded to because of one of the above conditions, and if the flag is inactive when the blocking condition is removed, then the blocked interrupt will not be serviced. Thus, the fact that the interrupt flag was once active but not serviced is not remembered. Every polling cycle is new.


The processor acknowledges an interrupt request by executing a hardware-generated LCALL to the appropriate service routine. In some cases it also clears the flag which generated the interrupt, and in others it does not. It clears the Timer 0, Timer 1, and external interrupt flags. An external interrupt flags (IEO or IE1) is cleared only if it was transition-activated. All other interrupt flags

are not cleared by hardware and must be cleared by the software. The LCALL pushes the contents of the program counter on to the stack (but it does not save the PSW) and reloads the PC with an address that depends on the source of the interrupt being vectored to as shown in Table 9.


Execution proceeds from the vector address until the RETI instruction is encountered. The RETI instruction clears the "priority level active" flip-flop that was set when this interrupt was acknowledged. It then pops the top two bytes from the stack and reloads the program counter. Execution of the interrupted program continues from where it was interrupted.

Note 1): If a capture register is unused and it's contents is of no interest, then the corresponding input pin CTnl/P1.n (n: 0...3) may be used as a (configurable) positive and/or negative edge triggered additional external interrupt input (INT2, INT3, INT4, INT5).

80CE558/83CE558/89CE558



80CE558/83CE558/89CE558



	7	6	5	4	3	2	1	0	
IEN1 (E8H)	ET2	ECM2	ECM1	ECMO	ЕСТЗ	ECT2	ECT1	ECT0	
	(MSB)							(LSB)	
Bit	Symt	ool			Func	tion			
IEN1.7	ET2		Enabl	e T2 ov	erflow	interr	upt(s)		
IEN1.6	ECM	12	Enabl	e T2 cc	mparai	tor 2 is	nterrup	t	
IEN1.5	ECN	8 1	Enable T2 comparator 1 Interrupt						
IEN1.4	ECN	10	Enabl	e T2 co	mpara	tor 0 is	nterrup	t	
IEN1.3	ECT	3	Enabl	e T2 ca	pture r	egiste	r 3 inte	rrupt	
IEN1.2	ECT	2	Enabl	e T2 ca	pture r	egiste	r 2 Inte	rrupt	
IEN1.1	ECT	1	Enabl	e T2 ca	pture r	egiste	r 1 inte	rrupt	
IEN1.0	ECT	0	Enabl	e T2 ca	pture r	egiste	r O inte	rrupt	
	if	the ena	ble bit	ls Q, the	en the I	nterru	pt is di	sabled,	
	lf 1	he ene	ble bit	is 1, the	n the i	nterru	pt is e	nabled.	
Fiot	re 21	Inte	rrunt	Fnah	ie Ra	nieta	r (IEI	N1)	

	7	6	5	4	3	2	1	0
IP() (B8H)	-	PAD	PS1	PS0	PT1	PX1	РТ0	PX0
	(MSB)							(LSB)
Bit	Symbol	1			unction	1		
IP0.7		Res	erved	or futur	e use			
IP0.6	PAD	AD	C interr	upt pric	rity leve	al		
IP0.5	PS1	SIO	1 (I ² C)	Interrup	t priorit	y level		
IP0.4	PS0	SIO	0 (UAR	T) Inter	rupt prie	ority lev	el	
IP0.3	PT1	Tlm	er 1 int	errupt p	riority I	evel		
IP0.2	PX1	Ext	ernal in	terrupt	1/Secor	ids inte	rrupt pr	iority leve
	PT0	Tim	er 0 inf	errupt p	riority I	evel		-
IP0.1					0 priorit			




Table 8. Interrupt Priority Structure

SOURCE	NAME	PRIORITY WITHIN LEVEL
 		(highest)
External interrupt 0	xo	<u> </u>
SIO1 (I ² C)	S1	
ADC completion	ADC	
Timer 0 overflow	TO .	
T2 capture 0	СТО	
T2 compare 0	CM0	
External interrupt 1/seconds interrupt	X1/SEC	
T2 capture 1	CT1	
T2 compare 1	CM1	
Timer 1 overflow	T1	
T2 capture 2	CT2	
T2 compare 2	CM2	
SIO0 (UART)	S0	
T2 capture 3	стз	
Timer T2 overflow	T2	\downarrow
		(lowest)

80CE558/83CE558/89CE558

Table 9. Interrupt Vector Addresses

SOURCE	NAME	VECTOR ADDRESS
External interrupt 0	X0	0003H
Timer 0 overflow	то	000BH
External interrupt 1/seconds interrupt	X1/SEC	0013H
Timer 1 overflow	T1	001BH
SIO0 (UART)	S0	0023H
SIO1 (I ² C)	S1	002BH
T2 capture 0	CT0	0033H
T2 capture 1	CT1	003BH
T2 capture 2	CT2	0043H
T2 capture 3	стз	004BH
ADC completion	ADC	0053H
T2 compare 0	CM0	005BH
T2 compare 1	CM1	0063H
T2 compare 2	CM2	006BH
T2 overflow	T2	0073H

	7	6	5	4	3	2	1	0
PCON (87H)	SMOD	ARD	RFI	WLE	GF1	GF0	PD	IDL
Bit Sym	bol	Function	1					
PCON.7 SMO	D					o logic 1 the g used in mo		
PCON.6 ARD			is disable	d, so that a	II MOVX-Ins	to a 1 the inte tructions accord rd PCB80C5	ess the ex	yte AUX-RAM ternal data
PCON.5 RFI			of ALE pir		ed. This bit			1 the toggling ee also section
PCON.4 WLE						must be set r). It is cleare		
PCON.3 GF1				urpose flag				
PCON.2 GF0				urpose flag			_	
PCON.1 PD					ing this bit a put EW is h	activates the igh.	power-dov	vn mode.
PCON.0 IDL			ldle mode	bit. Setting	this bit act	ivates the id	e mode.	
	If logic	ls are writte	n to PD and	IDL at the	same time, l	PD takes		

80CE558/83CE558/89CE558

1.10 Power reduction modes

Two software-selectable modes of reduced power consumption are implemented. These are the Idle Mode and the Power-down Mode.

Idle Mode operation permits the interrupt, serial ports and timer blocks T0, T1 and T3 to function while the CPU is halted. The following functions are switched off when the microcontroller enters the Idle Mode:

● CPU

(halted)

Timer 2

(stopped and reset)

PWM0, PWM1

(reset, output = HIGH) The reset

ADC

(aborted if conversion in progress)

The following functions remain active during Idle Mode. These functions may generate an interrupt or reset and thus terminate the Idle Mode:

- Timer 0, Timer 1, Timer 3 (Watchdog timer)
- UART
- I²C
- External interrupt
- Second Timer

In Power-down Mode the system clock is halted. If the PLL oscillator is selected (SELXTAL1 = 0) and the RUN32 bit is set, the 32 kHz oscillator keeps running, otherwise its stopped. If the HF-oscillator (SELXTAL1 = 1) is selected, it is freezed after setting the bit PD in the PCON register.

1.10.1 Power Control Register

The modes Idle and Power-down are activated by software via the Special Function Register PCON. Its hardware address is 87h. PCON is not bit addressable. The reset value of PCON is (00000000).

1.10.2 Idle Mode

The instruction that sets PCON.0 is the last instruction executed in the normal operating mode before Idle mode is activated. Once in the Idle mode, the CPU status is preserved in its entirety: the Stack Pointer, Program Counter, Program Status Word, Accumulator, RAM and all other registers maintain their data during Idle mode.

The status of external pins during Idle mode is shown in Table 10.

There are three ways to terminate the Idle

Activation of any enabled interrupt XO, T0, X1, SEC, T1, S0 or S1 will cause PCON.0 to be cleared by hardware terminating Idle mode. The interrupt is serviced, and following return from interrupt instruction RETI, the next instruction to be executed will be the one which follows the instruction that wrote a logic 1 to PCON.0.

The flag bits GF0 and GF1 may be used to determine whether the interrupt was received during normal execution or during Idle mode. For example, the instruction that writes to PCON.0 can also set or clear one or both flag bits. When Idle mode is terminated by an interrupt, the service routine can examine the status of the flag bits.


The second way of terminating the Idle mode is with an external hardware reset. Since the oscillator is still running, the hardware reset is required to be active for two machine cycles (24 HF oscillator periods) to complete the reset operation if the HF oscillator is selected.

Table 10. External Pin Status During Idle and Power-Down Modes

MODE	MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3	PORT 4	SCL/SDA	PWM0/PWM1
Idle	Internal	1	1	data	data	data	data	data	operative (1)	HIGH
Idle	External	1	1	high - Z	data	Address	data	data	operative (1)	HIGH
Power-down	Internal	0	0	data	data	data	data	data	high-Z	HIGH
Power-down	External	0	0	high - Z	data	data	data	data	high-Z	HIGH

NOTE:

 In Idle Mode SCL and SDA can be active as outputs only if SIO1 is enabled; if SIO1 is disabled (S1CON.6/ENS1 = 0) these pins are in a high-impedance state.



80CE558/83CE558/89CE558

When the PLL oscillator is selected a hardware reset of ≥1 µsec is required and the microcontroller restarts within 63 msec after the reset has finished.

The third way of terminating the Idle mode is by internal watchdog reset. The microcontroller restarts after 3 machine cycles in all cases.

1.10.3 Power-down mode

The instruction that sets PCON.1 is the last executed prior to going into the Power-down mode. Once in Power-down mode, the HF oscillator is stopped. The 32 KHz oscillator may stay running. The content of the on-chip RAM and the Special Function Registers are not saved. Note that the Power-down mode can not be entered when the watchdog has been enabled.

The Power-down mode can be terminated by an external RESET in the same way as in the 80C51 (RAM is saved, SFRs are cleared due to RESET) or in addition by any one of the external interrupts, INTO, INTT or Seconds interrupt. (see description Wake-up from Power-down mode)

The status of the external pins during Power-down mode is shown in Table 10. If the Power-down mode is activated while in external program memory, the port data that is held in the Special Function Register P2 is restored to Port 2. If the data is a logic1, the port pin is held HIGH during the Power-down mode by the strong pull-up transistor P1 (see Figure 5)

1.10.4 Wake-up from Power-down Mode The Power-down mode of the 8xCE558 can also be terminated by any one of the three

enabled interrupts, INTO, INT1 or Seconds interrupt.

A termination with these interrupts do not affect the internal data memory and does not affect the Special Function Registers. This gives the possibility to exit Power-down without changing the port output levels. To terminate the Power-down mode with an external interrupt, INTO or INT1 must be switched to be level-sensitive and must be enabled. The external interrupt input signal INTO or INT1 must be kept LOW till the oscillator has restarted and stabilized (see Figure 26) in order to prevent any interrupt priority problems during wake-up. A Seconds interrupt will terminate the Power-down mode if enabled and INT1 is level sensitive. Wake-up time is 60 ms in this case. The priority of the desired wake-up interrupt should be higher than the priorities of all other enabled interrupt sources. The instruction following the one that put the device into the Power-down mode will be the first one which will be executed after the wake-up.

1.11 Oscillator circuits

The input signal SELXTAL1 selects for XTAL1, 2 oscillator (standard 80C51) or the PLL oscillator. The not selected oscillator is halted and its XTAL pin must be not connected.

1.11.1 XTAL1, 2 Oscillator circuit (standard 80C51)

The oscillator circuit of the 8xCE558 is a single-stage inverting amplifier in a Pierce oscillator configuration. The circuitry between the XTAL1 and XTAL2 is basically an inverter blased to the transfer point. Either a crystal or

ceramic resonator can be used as the feedback element to complete the oscillator circuitry. Both are operated in parallel resonance. XTAL1 is the high gain amplifier input, and XTAL2 is the output (see Figure 27). To drive the 8xCE558 externally, XTAL1 is driven from an external source and XTAL2 left open-circuit (see Figure 28).

1.11.2 XTAL3, 4 circuitry, PLL oscillator See appendix 1, "Specification PLL oscillator for 80C51 derivatives."


1.12 Reset Circuitry

The reset input pin RSTIN is connected to a Schmitt trigger for noise reduction (see Figure 29). Is the HF-oscillator selected a reset is accomplished by holding the RSTIN pin HIGH for at least 2 machine cycles (24 system clock periods). Is the PLL-oscillator selected the RSTIN-pulse must have a width of 1 µs at least, independent of the 32 kHz-oscillator is running or not (see PLL description). The CPU responds by executing an internal reset. The RSTOUT pin represents the signal resetting the CPU and can be used to reset peripheral devices.

The RSTOUT level also could be high due to a Watchdog timer overflow.

The length of the output pulse from T3 is 3 machine cycles. A pulse of such short duration is necessary in order to recover from a processor or system fault as fast as possible.

During reset, ALE and PSEN output a HIGH level. In order to perform a correct reset, this level must not be affected by external elements.



80CE558/83CE558/89CE558


A reset leaves the internal registers as follows:


REGISTER	CONT	ENT			
ACC	0000	0000			
ADCON	xx00	0000			
ADRSH	XXXX	XXXX			
ADPSS ADRSL0-7	0000	0000			
B	0000	0000			
CML0-CML2	0000	0000			
CMH0-CMH2	0000	0000			
CTCON	0000	0000			
CTL0-CTL3	XXXX	XXXX			
СТН0-СТН3	XXXX	XXXX			
DPL	0000	0000			
DPH FMCON	0000 000x	0000			
IEN0	0000	0000			
iEN1	0000	0000			
iP0	x000	0000			
iP1	0000	0000			
PCON	0000	0000			
PLLCON	0000	1101			
PSW	0000	0000			
PWM0 PWM1	0000	0000			
PWMP	0000	0000			
P0-P4	1111	1111			
P5	XXXX	XXXX			
RTE	0000	0000			
SOBUF	XXXX	XXXX			
SOCON	0000	0000			
SIADR	0000	0000			
S1CON S1DAT	0000	0000			
SISTA	0000 1111	0000 1000			
SP	0000	0111			
STE	1100	0000			
TCON	0000	0000			
TH0, TH1	0000	0000			
TMH2	0000	0000			
TLO, TL1	0000	0000			
TML2	0000	0000			
TMOD TM2CON	0000	0000			
TM2CON TM2IR	0000 0000	0000			
T3	0000	0000			
XRAMP	XXXX	xx00			


The internal RAM is not affected by reset. At power-on, the RAM content is indeterminate.


1.13 Power-on Reset

An automatic reset can be obtained by switching on V_{DD} , if the RSTIN pin is connected to V_{DD} via a capacitor, as shown in Figure 30. Is the HF oscillator selected the V_{DD} rise time must not exceed 10 ms and the capacitor should be at least 2.2 μ F. The decrease of the RSTIN pin voltage depends on the capacitor and the internal resistor R_{RST}. That voltage must remain above the lower threshold for at minimum the HF-oscillator start-up time plus 2 machine cycles. Is the PLLC-oscillator selected a 0.1 nF capacitor is sufficient to obtain an automatic reset.









80CE558/83CE558/89CE558

2.0 INSTRUCTION SET

The 8xCE558 uses the powerful instruction set of the PCB80C51. It consists of 49 single-byte, 45 two-byte and 17 three-byte instructions. Using a 16 MHz quartz, 64 of the instructions are executed in 0.75 μs , 45 in 1,5 μs and the multiply, divide instructions in 3 μs .

A summary of the instruction set is given in Table 11

The 8xCE558 has additional Special Function Registers to control the on-chip peripherals.

2.1 Addressing Modes

Most instructions have a "destination, source" field that specifies the data type, addressing modes and operands involved. For all these instructions, except for MOVs, the

destination operand is also the source operand (e.g. ADD A,R7).

There are five kinds of addressing modes:

- Register Addressing
 - R0 R7 (4 banks)
 - A,B,C (bit), AB (2 bytes), DPTR (double byte)
- Direct Addressing
- lower 128 bytes of internal Main RAM (including the 4 R0-R7 register banks)
- Special Function Registers 1
- 28 bits in a subset of the internal Main RAM
- 128 bits in a subset of the Special Function Registers

- Register-Indirect Addressing
- internal Main RAM (@R0, @R1, @SP [PUSH/POP])
- internal Auxiliary RAM (@R0, @R1, @DPTR)
- external Data Memory (@R0, @R1, @DPTR)
- Immediate Addressing
- Program Memory (in-code 8 bit or 16 bit constant)
- Base-Register-plus
 Index-Register-Indirect Addressing
- Program Memory look-up table (@DPTR+A, @PC+A)

The first three addressing modes are usable for destination operands.

80C51 FAMILY INSTRUCTION SET

Table 11. 80C51 Instruction Set Summary

Interrupt Response Time: Refer to Hardware Description Chapter.

Affect Flag Settings(1)
: Affect Flag Settings()

Instruction		Flag	3	Instruction		Flag	
	С	OV	AC		С	OV A	С
ADD	Х	Х	Х	CLR C	0		
ADDC	Х	Χ	Х	CPL C	Х		
SUBB	Х	Χ	Х	ANL C,bit	Х		
MUL	0	Х		ANL C,/bit	Χ		
DIV	0	Х		ANL C,bit	Χ		
DA	Х			ORL C,/bit	Х		
RRC	Х			MOV C,bit	Х		
RLC	Х			CJNE	Х		
SETB C	1						

(1)Note that operations on SFR byte address 208 or bit addresses 209-215 (i.e., the PSW or bits in the PSW) will also affect flag settings.

Notes on instruction set and addressing modes:

Rn	Register R7-R0 of the currently selected Register Bank.
direct	8-bit internal data location's address. This could be an Internal Data RAM location (0-127) or a SFR [i.e., I/O port, control register, status register, etc. (128-255)].
@Ri	8-bit internal data RAM location addressed indirectly through register R1 or R0 of the actual register bank
#data	8-bit constant included in the instruction.
#data 16	16-bit constant included in the instruction
addr 16	16-bit destination address. Used by LCALL and LJMP. A branch can be anywhere within the 64k-byte Program Memory address space.
addr 11	11-bit destination address. Used by ACALL and AJMP. The branch will be within the same 2k-byte page of program memory as the first byte of the following instruction.
rel	Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.
bit	Direct Addressed bit in Internal Data RAM or Special Function Register.

All mnemonics copyrighted @ Intel Corporation 1980

80CE558/83CE558/89CE558

Table 11. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	BYTE	CYCLES
ARITHME	TIC OPERATIONS			
ADD	A,Rn	Add register to Accumulator	1	1
ADD	A,direct	Add direct byte to Accumulator	2	1
ADD	A,@Ri	Add indirect RAM to Accumulator	1	1
ADD	A,#data	Add immediate data to Accumulator	2	1
ADDC	A,Rn	Add register to Accumulator with carry	1	1
ADDC	A,direct	Add direct byte to Accumulator with carry	2	1
ADDC	A,@Ri	Add indirect RAM to Accumulator with carry	1	1
ADDC	A,#data	Add immediate data to A _{CC} with carry	2	1
SUBB	A,Rn	Subtract Register from A _{CC} with borrow	1	1
SUBB	A,direct	Subtract direct byte from A _{CC} with borrow	2	1
SUBB	A,@Ri	Subtract indirect RAM from A _{CC} with borrow	1	1
SUBB	A,#data	Subtract immediate data from A _{CC} with borrow	2	1
INC	Α	Increment Accumulator	1	1
INC	Rn	Increment register	1	1
INC	direct	Increment direct byte	2	1
INC	@Ri	Increment indirect RAM	1	1
DEC	Α	Decrement Accumulator	1	1
DEC	Rn	Decrement Register	1	1
DEC	direct	Decrement direct byte	2	1
DEC	@Ri	Decrement indirect RAM	1	1
INC	DPTR	Increment Data Pointer	1	2
MUL	AB	Multiply A and B	1	4
DIV	AB	Divide A by B	1	4
DA	Α	Decimal Adjust Accumulator	1	1
OGICAL	OPERATIONS			
ANL	A,Rn	AND Register to Accumulator	1	1
ANL	A,direct	AND direct byte to Accumulator	2	1
ANL	A,@Ri	AND indirect RAM to Accumulator	1	1
ANL	A,#data	AND immediate data to Accumulator	2	1
ANL	direct,A	AND Accumulator to direct byte	2	1
ANL	direct,#data	AND immediate data to direct byte	3	2
ORL	A,Rn	OR register to Accumulator	1	1
ORL	A,direct	OR direct byte to Accumulator	2	1
ORL	A,@Ri	OR indirect RAM to Accumulator	1	1
ORL	A,#data	OR immediate data to Accumulator	2	1
ORL	direct,A	OR Accumulator to direct byte	2	1
ORL	direct,#data	OR immediate data to direct byte	3	2
XRL	A,Rn	Exclusive-OR register to Accumulator	1	1
XRL	A.direct	Exclusive-OR direct byte to Accumulator	2	1

All mnemonics copyrighted © Intel Corporation 1980

80CE558/83CE558/89CE558

Table 11. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	BYTE	CYCLES
LOGICAL	OPERATIONS (Continued)			
XRL	A,@Ri	Exclusive-OR indirect RAM to Accumulator	1	1
XRL	A,#data	Exclusive-OR immediate data to Accumulator	2	1
XRL	direct,A	Exclusive-OR Accumulator to direct byte	2	1
XRL	direct,#data	Exclusive-OR immediate data to direct byte	3	2
CLR	Α	Clear Accumulator	1	1
CPL	Α	Complement Accumulator	1	1
RL	Α	Rotate Accumulator left	1	1
RLC	Α	Rotate Accumulator left through the carry	1	1
RR	Α	Rotate Accumulator right	1	1
RRC	Α	Rotate Accumulator right through the carry	1	1
SWAP	Α	Swap nibbles within the Accumulator	1	1
DATA TRA	NSFER			
MOV	A,Rn	Move register to Accumulator	1	1
MOV	A,direct	Move direct byte to Accumulator	2	1
MOV	A,@Ri	Move indirect RAM to Accumulator	1	1
MOV	A,#data	Move immediate data to Accumulator	2	1
MOV	Rn,A	Move Accumulator to register	1	1
MOV	Rn,direct	Move direct byte to register	2	2
MOV	RN,#data	Move immediate data to register	2	1
MOV	direct,A	Move Accumulator to direct byte	2	1
MOV	direct,Rn	Move register to direct byte	2	2
MOV	direct,direct	Move direct byte to direct	3	2
MOV	direct,@Ri	Move indirect RAM to direct byte	2	2
MOV	direct,#data	Move immediate data to direct byte	3	2
MOV	@Ri,A	Move Accumulator to indirect RAM	1	1
MOV	@Ri,direct	Move direct byte to indirect RAM	2	2
MOV	@Ri,#data	Move immediate data to indirect RAM	2	1
MOV	DPTR,#data16	Load Data Pointer with a 16-bit constant	3	2
MOVC	A,@A+DPTR	Move Code byte relative to DPTR to A _{CC}	1	2
MOVC	A,@A+PC	Move Code byte relative to PC to A _{CC}	1	2
MOVX	A,@Ri	Move external RAM (8-bit addr) to A _{CC}	1	2
MOVX	A@DPTR	Move external RAM (16-bit addr) to A _{CC}	1	2
MOVX	A,@Ri,A	Move A _{CC} to external RAM (8-bit addr)	1	2
MOVX	@DPTR,A	Move A _{CC} to external RAM (16-bit addr)	1	2
PUSH	direct	Push direct byte onto stack	2	2
POP	direct	Pop direct byte from stack	2	2
XCH	A,Rn	Exchange register with Accumulator	1	1
XCH	A,direct	Exchange direct byte with Accumulator	2	1
XCH	A, @ Ri	Exchange indirect RAM with Accumulator	1	1
XCHD	A,@Ri	Exchange low-order digit indirect RAM with $\ensuremath{A_{CC}}$	1	1

All mnemonics copyrighted © Intel Corporation 1980

80CE558/83CE558/89CE558

Table 11. 80C51 Instruction Set Summary (Continued)

	MNEMONIC	DESCRIPTION	BYTE	CYCLES
BOOLEAN	VARIABLE MANIPULA	ITION		•
CLR	С	Clear carry	1	1
CLR	bit	Clear direct bit	2	1
SETB	С	Set carry	1	1
SETB	bit	Set direct bit	2	1
CPL	С	Complement carry	1	1
CPL	bit	Complement direct bit	2	1
ANL	C,bit	AND direct bit to carry	2	2
ANL	C,/bit	AND complement of direct bit to carry	2	2
ORL	C,bit	OR direct bit to carry	2	2
ORL	C,/bit	OR complement of direct bit to carry	2	2
MOV	C,bit	Move direct bit to carry	2	1
MOV	bit,C	Move carry to direct bit	2	2
JC	rel	Jump if carry is set	2	2
JNC	rel	Jump if carry not set	2	2
JB	rel	Jump if direct bit is set	2	2
JNB	rel	Jump if direct bit is not set	2	2
JBC	bit,rel	Jump if direct bit is set and clear bit	3	2
PROGRAM	BRANCHING	· · · · · · · · · · · · · · · · · · ·		
ACALL	addr11	Absolute subroutine call	2	2
LCALL	addr16	Long subroutine call	3	2
RET		Return from subroutine	1	2
RETI		Return from interrupt	1	2
AJMP	addr11	Absolute jump	2	2
LJMP	addr16	Long jump	3	2
SJMP	rel	Short jump (relative addr)	2	2
JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2
JZ	rel	Jump if Accumulator is zero	2	2
JNZ	rel	Jump if Accumulator is not zero	2	2
CJNE	A,direct,rel	Compare direct byte to A _{CC} and jump if not equal	3	2
CJNE	A,#data,rel	Compare immediate to A _{CC} and jump if not equal	3	2
CJNE	RN,#data,rel	Compare immediate to register and jump if not equal	3	2
CJNE	@Ri,#data,rel	Compare immediate to indirect and jump if not equal	3	2
DJNZ	Rn,rel	Decrement register and jump if not zero	2	2
DJNZ	direct,rel	Decrement direct byte and jump if not zero	3	2
NOP		No operation	1	1

All mnemonics copyrighted © Intel Corporation 1980

80CE558/83CE558/89CE558

3.0 FLASH EEPROM

3.1 General

- 32 kbyte electrically erasable internal program memory with Block-and Page-Erase option ("Flash Memory").
- Internal fixed boot ROM.
- Up to 32 kbyte external program memory in combination with the internal FEEPROM (EA=1).
- Up to 64 kbyte external program memory if the internal program memory is switched off (EA=0).

The FEEPROM can be read and written byte-wise. Full Erase, Block Erase, and Page erase will erase 32 kbyte, 256 bytes and 32 bytes respectively. In-circuit programming and out-of-circuit programming is possible. On-chip erase and write timing generation and on chip high voltage generation contribute to a user friendly interface.

3.2 Features

- Read: byte-wise

 Write: byte-wise within 2.5 ms. (previously erased by a

page, block or full erase).

- Erase:

Page Erase (32 bytes) within 5 ms. Block Erase (256 bytes) within 5 ms. Full Erase (32 kbyte) within 5 ms. Erased bytes contain FFH.

- Endurance: 100 erase and write cycles each byte at T_{amb} = 22°C
- Retention: 10 years
- Out-of-circuit programming:

Parallel programming with 87C51 compatible hardware Interface to programmer.

In-circuit programming:

Serial programming via RS232 interface under boot ROM program control. Auto baud rate selection. Intel Hex Object file Format.

- The user program can call routines in the boot ROM for erase, write and verify of the FEEPROM.
- High programming voltage generation: on chin
- Zero point on-chip oscillator and timer to generate the write and erase time durations.
- Programmable security for the code in the FEEPROM to prevent software piracy. The Security Byte is located in the highest address (7FFFH) of the FEEPROM.

 Supply voltage monitoring circuit on-chip to prevent loss of information in the FEEPROM during power-on and power-off.

3.3 Memory map

Figure 31 shows the memory map of the user program memory and the boot ROM. They are located in the same program address space. Two bits UBS1 and UBS0 of the FEEPROM control special function register FMCON select between the two memory blocks.

User program memory selection

If UBS1 and UBS0 are both 0, then the user program memory is mapped into the 64k program memory space and the boot ROM cannot be selected. This is the situation after a reset when PSEN and ALE have not been pulled down during reset. Program execution starts at 0000H in the internal FEEPROM or in the external program memory dependent on the level of EA during reset.

Boot ROM selection

If UBS1 and UBS0 are both '1' then the boot ROM is mapped into the 64k program memory space and the user program memory cannot be selected. This is the situation after a reset when during reset PSEN and EA are pulled down while ALE stay high. Program execution starts at 0000H of the boot ROM. The boot ROM size is 1 kbyte and its address map is repeated after each 1k addresses. Besides serial the in-circuit programming routines the Boot ROM contains the routines for erase write and verify of the FEEPROM which can be called by the user program (LJMP/LCALL to the address space between 63k and 64k).

Switching between user program memory and boot ROM

Switching between user program memory (internal or external) and boot ROM is possible if UBS1 and UBS0 are 0,1 or 1,0. Then in the program memory address space between 0 and 63k the user program memory is selected and in the memory space between 63k and 64k the boot ROM is selected.

To switch from user program memory to boot ROM first UBS0 must be set (UBS1 stay 0) and a jump or call instruction to a location >63k must be executed. At the moment of crossing the 63k address border by a call or jump instruction the switching between user and boot memory is performed without timing problems.

To switch from boot ROM to user program memory the boot program will be running between 63k and 64k. UBS1 is set and UBS0 is cleared and a jump or return instruction to

a location <63k must be executed. At the moment of crossing the 63k address border by a jump or return instruction the switching from boot ROM to user memory (internal or external) is performed. After crossing the 63k address border UBS1 is immediately cleared by hardware and the total 64k memory space is mapped as user program memory. By clearing UBS1 by hardware, no special requirements to the user program are necessary to do that after a boot routine or erase or write routine.

A small restriction for memory switching is that no memory switching is allowed from or to the address space between 63k and 64k of the user program memory because the UBS bits must stay 0 in this range and no 63k address crossing would take place. This restriction can be avoided if the memory switching is always done by a subroutine in the address range between 0 and 63k.

Description

The user program code in the FEEPROM is executed as in the standard 80C51 microcontroller. Erase and write cycles in the FEEPROM are always performed under control of the boot program in the boot ROM in the address space between 63k and 64k. Address and data parameters are passed via DPTR and accumulator A respectively. During an erase or write cycle in the FEEPROM no other access or program execution in the FEEPROM is possible. All interrupts must be disabled when the user program calls a user routine in the boot ROM.

The boot routine for serial programming takes care of addressing, data transfer, blank-check, verify, high voltage control, error message, interrupt disabling/enabling and return to the user program memory. It also contains the serial communication routine.


The FEEPROM control register FMCON is a special function register. It contains the control bits for verify, write, erase and boot ROM switching.

FMCON (FBH)

7	6	5	4	3	2	1	0
UBS1	UBS0	н۷	_1	FCB3	FCB2	FCB1	FCB0

Note 1): Reserved for future use; a write operation must write "0" to the location

80CE558/83CE558/89CE558



X,X = UBS1, UBS0 User-Boot selection bits

UBS1 is cleared by hardware if program is executed below the 63k border and UBS0=0.
 In the program execution between 63k and 64k in the user program no call or jump to the BTROM is allowed.




Figure 31. Program memory map and operation modes

80CE558/83CE558/89CE558

UBS1	UBS0	User - Boot selection bits
0	0	User memory mapped from 0 to 64k
0	1	User memory mapped from 0 to 63k Boot ROM mapped from 63k to 64k
1	0	User memory mapped from 0 to 63k, but UBS1 bit cleared by hardware in this user address range. Boot ROM mapped from 63k to 64k.
1	1	Boot ROM mapped from 0 to 64k.

I HV	High voltage indication hit Dond out, to don love and the bish cuttors from the
1114	High voltage indication bit. Read only. Is 1 as long as the high voltage for an erase or write opera-
	Lead to the state of the state
	I tion is present.
	1 **** *** ****************************

FCB3	FCB2	FCB1	FCB0	Function Code Bits
0	0	0	0	Value after reset.
0	1	0	1	Byte Write or byte read (verify)
1	1	. 0	0	Page Erase (32 byte boundaries).
0	0	1	1	Block Erase (256 byte boundaries).
1	0	1	0	Full Erase (32k byte).

The four FCB bits are by write protected if the security feature is activated. Then only instructions in the internal program memory (FEEPROM) are able to write FCB3-0, boot ROM and external program memory instructions cannot change FCB3-0 except the full erase code can be loaded.

The duration of a write or erase operation is determined by the FEEPROM timer. This timer includes a zero point RC oscillator and cannot be controlled by software.

For calling a user routine in the Boot ROM first all interrupts must be disabled and the DPTR and A have to be loaded with the desired values. After setting UBS0 = 1 and UBS1 = 0 and selecting the function via FCB-bits the respective user routine will be

The table below lists the boot ROM user routines, which can be called by the user program. The content of FMCON, A and DPTR before calling is by (IN) and by (OUT) after described return. The boot ROM user routines do not change other registers or Data memory.

X = don't care or not defined

= verified byte (read back)

1) = 5 LSB's of DPTR are don't care 2) = 5 LSB's of DPTR are "0"

3) = 8 LSB's of DPTR are don't care

4) = 8 LSB's of DPTR contain 08H.

Example of user software (internal or external) that calls the Page Erase routine in the boot-ROM to erase a page in the

FEEPROM (32 bytes) starting at address location 1260H.

CLR EA : Disable all interrupts MOV DPTR, # 1260H; Load page-address

MOV FMCON, # 4CH; Load Page-Erase code

LCALL OFFAAH ; Call Page-Erase

routine ; in boot-ROM (5 ms)

SETB EA ; Enable interrupts

again

Example of user software (internal or external) that calls the Byte-Write routine in the boot-ROM to write the content of R5 into the FEEPROM address location 1263H.

CLK EA ; Disable all interrupts MOV DPTR, # 1263H ; Load byte address MOV A, R5 : Load byte to be

written

MOV FMCON, # 45H ; Load byte-write code LCALL OFFADH ; Call byte-write

routine

; in boot-ROM (2.5 ms) SETB EA; Enable interrupts again

XRL A, R5 ; Compare the

"read-back" byte

JNZ ; Jump if verify error

BOOT-ROM ROUTINE	CALL ADDRESS	FMCON (IN)	FMCON (OUT)	A (IN)	A (OUT)	DPTR (IN)	DPTR (OUT)
BYTE_READ	FFBAH	45H	15H	XXH	BYTE	BYTE ADDRESS	BYTE ADDRESS
BYTE_WRITE	FFADH	45H	15H	BYTE	BYTE (V)	BYTE ADDRESS	BYTE ADDRESS
PAGE_ERASE	FFAAH	46H	16H	XXH	08H	PAGE ADDRESS 1)	PAGE ADDRESS 2)
BLOCK_ERASE	FFA5H	43H	13H	XCXH	02H	BLOCK ADDRESS 3)	BLOCK ADDRESS 4)
FULL_ERASE	FFA0H	4AH	1AH	XXH	0AH	ххххн	0018H

January 1993 711

80CE558/83CE558/89CE558

3.4 Security

The security feature protects against software piracy and prevents that the content of the FEEPROM can be read undesirable. The Security Byte is located in the highest address location 7FFFH of the FEEPROM and is the same as all other bytes of the FEEPROM.

The Security Byte should be 01010000B to activate and 00H or FFH to activate the security feature. This security code is chosen in such a way that single bit failures will not change the security mode.

If the security feature is deactivated, then there are no access restrictions to the FEEPROM.

If the security feature is activated, then the external program memory has no access to the FEEPROM with the MOVC instructions. Also bits FCB3-0 of FMCON cannot be written by external program code or boot ROM code. This prevents in-circuit programming and verification. Only the Full Erase code can be written to FCB0-3 of FMCON. At the end of a full erase operation the security feature is deactivated. Also parallel programming and verify is inhibited if the security feature is activated, only a full

erase is possible. Note that the security mode does not change immediately when the security code is written into the security byte 7FFFH, but after a reset or power-on. This allows the verification of the loaded code in the FEEPROM, including the Security Byte.

3.5 Parallel programming

Unlike standard EPROM programming, no high programming supply voltage must be applied to the EA pin and only one programming pulse must be applied to the ALE/WE pin. The parallel programming mode is entered with the steady signals RST=1, PSEN=0, EA=1 and SELTAL1 = 1. The XTAL1, 2 clock must have a frequency between 4 and 6MHz. The following table shows the logic levels for programming, erasing, verifying and read signature.

MODE A	ALE/WE F	2.7	P2.6	P3.7	P3.6
Full erase	~	1	1	0	1
Program FEEPROM		1	0	1	1
Verifiy FEEPROM	1	0	0	1	1
Read signature	1	0	0	0	0

ALE/WE Write Enable signal (program/erase), active low

P2.6, P2.7, P3.6, P3.7 output enable signal for verify/read modes, active low

Data and address bits:

P0.0-P0.7: D0 - D7 Program data input / verify or read data output


P1.0-P1.: A0 - A7 Input low order address bits.

P2.0-P2.5, P3.4 : A8 - A14 Input high order address bits.


The 89CE558 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. These bytes are read by the same procedure as for a normal verification of locations 30H and 31H, except that P3.6 and P3.7 need to be pulled to LOW.


ADDRESS	CONTENT	MEANING
30H	15H	Philips
31H	B5H	89CE558

The 89CE558 has a Security Byte in location 7FFFH (the highest address) of the FEEPROM, which should be programmed to 01010000B to activate the security feature.



80CE558/83CE558/89CE558






FEEPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS

 T_{amb} = -40°C to +85°C, V_{DD} = 5V±10%, V_{SS} = 0V (See Figure 35)

SYMBOL	PARAMETER	MIN	MAX	UNIT
1/t _{CLCL}	Oscillator frequency (standard oscillator)	4	6	MHz
t _{AVWL}	Address setup to WE LOW	48t _{CLCL}	- <u>- </u>	
twhax	Address hold after WE HIGH	48t _{CLCL}	<u> </u>	
t _{DVWL}	Data setup to WE LOW	48t _{CLCL}	<u> </u>	<u> </u>
twhox	Data hold after WE HIGH	48t _{CLCL}		
tehwl	P2.7 (ENABLE) HIGH to WE LOW	48t _{CLCL}		
twheL	WE HIGH to P2.7 (ENABLE) LOW	48t _{CLCL}	<u>-</u>	
twwwhp	WE width (programming)	2.25	2.75	ms
twwwe	WE width (erase)	4.5	5.5	ms
tavov	Address to data valid		48t _{CLCL}	
t _{ELOV}	P2.7 (ENABLE) Low to data valid		48t _{CLCL}	
t _{EHQZ}	Data float after P2.7 (ENABLE) HIGH	0	48t _{CLCL}	

80CE558/83CE558/89CE558



3.6 Serial programming of FEEPROM

Serial in-circuit programming (boot-mode) is entered if during and after RESET PSEN and EA are pulled down, PSEN via a resistor of 2 kOhm to VSS. The two UBS bits are set to 1 by hardware and program execution starts at 0000H of the boot ROM. P3.0 (RXD) and P3.1 (TXD) form the serial RS232 interface. A baud rate of 4800 or 9600 Baud is possible after reset (µC clock is 11.01 MHz) if the PLL oscillator is selected. The receive and transmit channel have the same baud rate. The boot routine inputs the Intel Hex Object Format. The baud rate will be selected automatically after reception of the first character (:) of the object file. No other characters are allowed to precede the first (:) character. Programming is only started if the first received record has the right type indication (TT). If the security feature is activated then the programming starts with a Full Erase, otherwise only the addressed page(s) will be erased and the not alterated bytes are rewritten. During the erase or write operation the next string of bytes can be received. Xon and Xoff handshake codes are used to control the serial transfer. At the end of the programming a message that indicates a successful or not successful programming, will be returned over the RS232 interface channel. If the programming was successful then the user program can be started up at 0000H in FEEPROM by a reset for user mode (EA = high, PSEN not affected). If the programming was not successful the boot program halts and a retry can be started by a reset for the boot mode.

3.6 Boot Routine

The boot routine transmits the next "one ASCII character" messages via the RS232 interface:

- '." After each record type TT = 00H indication in the HEX file.
- " X " Checksum error of a record in the HEX file detected.
- "Y" Wrong record type received
- " Z " Buffer overflow error (Check Xon/Xoff of terminal)
- " R " Verification error (of last written byte)
- " V " End record received and programming of FEEPROM was successful

No messages are transmitted if the baud rate of the first character (:) can not be detected.

The boot routine can also be started by the internal or external user program (LJMP FC07H). FMCON must be loaded previously with 40H. Interrupt registers, stack pointer, Timer 0, UART, P3.0 and P3.1 must be in the reset state. EA and PSEN must not be affected. A reset is needed to restart the user program after programming.


The next baudrates will be detected automatically within the specified μC clock range in MHz.

Baudrate	f _{CLK} (min)	f _{CLK} (max)
1200	1 1)	3.6
2400	2 1)	7.3
4800	4	19.7 11)
9600	7.9	29.5 1)
19200	15.7	59 ¹⁾

Note 1): value outside the specified clock range

Note that the boot routines can (re) program any number of bytes from 1 byte to 32k bytes, independent in which order or at which location.

80CE558/83CE558/89CE558



NOTE: In the following, each letter corresponds to one hexadecimal digit in ASCII representation (the digits 0 through 9, and the letters A through F).

Definitions:

Record start character

ВС

 Byte Count. The hexadecimal number of data bytes in the record. This may theoretically be any number from 0 to 255 prefer to deal with 16 data bytes per record (as shown in the example below). AAAA

нн

 Load address in hexadecimal of first data byte in this record. CC

- Record type. The record type is 00 for data records and 01 for the end record.
- One hexadecimal data byte.

Record checksum. This is the 2's complement of the summation of all of the bytes in the record from the byte count through the last data byte. While the summation is calculated, it is always truncated to a one byte result. Thus, if all of the bytes in the record are summed, including the checksum itself, the result will always be 00 if the record is valid.

Construction of data records (using the notation defined above) is as follows:

- :: ВСААААТТНИННИННИННИННИННИННИННИННИННИННИН
- :: ВСАААТТНИНИНИНИНИНИНИНИНИНИНИНИНИНИНИНИНИ

The last record in a file is the end record and contains no data. Usually the end record will appear as shown in the first example below. However, in some cases a 16 bit checksum of all of the data bytes in the entire file may be inserted in the address field of the end record. This checksum would correspond to one generated by an EPROM programmer during file load, and its inclusion does not violate the rules for this format. This is shown in the second example.

:0000001FF

:00B12C0122

Successive hex records need not appear in sequential address order. For instance, a record for address 0000 might appear after a record for address 7FE0. All of the bytes in a single record, however, must be in sequence. Any characters that appear outside of a record (i.e. after a checksum, but before the next ":") should be ignored, if present.

An example of a valid hex file follows:

:10010000C2F0E53030E704F404D2F08531F030F786

:100110000763F0FF05F0B2F0A430F00A63F0FFF4DB

:0C0120002401500205F085F032F5332276

:0000001FF

80CE558/83CE558/89CE558

4.0 LIMITING VALUES

ABSOLUTE MAXIMUM RATINGS^{1, 2, 3}

PARAMETER	RATING	UNIT
Storage temperature range	-65 to +150	°C
Voltage on V _{DD} to V _{SS}	-0.5 to +6.5	٧
Voltage on any other pin to V _{SS}	-0.5 to V _{dd} + 0.5	٧
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.0	w

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions are taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

716

80CE558/83CE558/89CE558

5.0 DC CHARACTERISTICS

DC ELECTRICAL CHARACTERISTICS

V_{DD} = 5V (± 10%), V_{SS} = 0V, T_{amb} = 0°C to +70°C (8xCE558EBx). All voltages with respect to V_{SS} unless otherwise specified.

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V_{DD}	Supply voltage		4.5	5.5	V.
I _{DD}	Supply current operating : 89CE558 83CE558	See notes 1 and 2 f _{CLK} = 16MHz V _{DD} = 5.5 V		50 40	mA mA
Ι _{ΙD}	Idle mode : 89CE558 83CE558	See notes 1 and 3 f _{CLK} = 16MHz V _{DD} = 5.5 V		10	mA mA
I _{PD}	Power-down current	See note 4 2V < V _{PD} < V _{DDmax}		100	μА
Inputs				•	
V _{IL}	Input LOW voltage, except EA, SCL, SDA		-0.5	0.2V _{DD} -0.1	V
V _{IL1}	Input LOW voltage to EA		-0.5	0.2V _{DD} -0.3	٧
V _{IL2}	Input LOW voltage to SCL, SDA ⁵		-0.5	0.3V _{DD}	٧
V _{IH}	input HIGH voltage, except XTAL1, RST, SCL, SDA		0.2V _{DD} +0.9	V _{DD} +0.5	٧
V _{IH1}	Input HIGH voltage, XTAL1, RST		0.7V _{DD}	V _{DD} +0.5	٧
V _{IH2}	Input HIGH voltage, SCL, SDA ⁵		0.7V _{DD}	6.0	٧
I _{IL}	Input current LOW level, Ports 0, 1, 2, 3, 4	V _{IN} = 0.45V		-50	μА
I _{TL}	Transition current HIGH to LOW, Ports 0, 1, 2, 3, 4	See note 6		-650	μА
±I _{IL1}	input leakage current, Port 0, EA, ADEXS, EW	0.45V < V _I < V _{DD}		10	μΑ
±I _{IL2}	Input leakage current, SCL, SDA	0V < V ₁ < 6V 0V < V _{DD} < 5.5V		10	μА
±I _{IL3}	Input leakage current, Port 5	0.45V < V _I < V _{DD}		1	μA
Outputs					
VoL	Output low voltage, Ports 1, 2, 3, 4	I _{OL} = 1.6mA ^{7,17}		0.45	V
V _{OL1}	Output low voltage, Port 0, ALE, PSEN, PWM0, PWM1	I _{OL} = 3.2mA ^{7,17}		0.45	V
V _{OL2}	Output low voltage, SCL, SDA	I _{OL} = 3.0mA ^{7,17}		0.4	V
V _{OH}	Output high voltage, Ports 1, 2, 3, 4	V _{DD} =5V±10% -I _{OH} = 60μΑ -I _{OH} = 25μΑ -I _{OH} = 10μΑ	2.4 0.75V _{DD} 0.9V _{DD}		V V
V _{OH1}	Output high voltage (Port 0 in external bus mode, ALE, PSEN, RST, PWM0, PWM1) 8	V _{DD} =5V±10% -I _{OH} = 800μΑ -I _{OH} = 300μΑ -I _{OH} = 80μΑ	2.4 0.75V _{DD} 0.9V _{DD}		V V V
R _{RST}	Internal reset pull-down resistor		50	150	kΩ
C _{IO}	Pin capacitance	Test freq = 1MHz, T _{amb} = 25°C		10	pF

80CE558/83CE558/89CE558

DC ELECTRICAL CHARACTERISTICS (Continued)

 V_{DD} = 5V (\pm 10%), V_{SS} = 0V, T_{amb} = -40°C to +85°C (8xCE558EFx). DC parameters not included here are the same as in the 8xCE558EBB, DC electrical characteristics

All voltages with respect to V_{SS} unless otherwise specified.

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
Inputs					
V _{IL}	Input LOW voltage, except EA, SCL, SDA		-0.5	0.2V _{DD} -0.15	V
V _{IL1}	Input LOW voltage to EA		-0.5	0.2V _{DD} -0.35	٧
V_{IH}	Input HIGH voltage, except XTAL1, RST, SCL, SDA		0.2V _{DD} +1.0	V _{DD} +0.5	٧
V _{IH1}	Input HIGH voltage, XTAL1, RST		0.7V _{DD} +0.1	V _{DD} +0.5	٧
I _{IL}	Input current LOW level, Ports 1, 2, 3, 4	V _{IN} = 0.45V		-75	μΑ
I _{TL}	Transition current HIGH to LOW, Ports 1, 2, 3, 4	See note 6	T	-750	μА

DC ELECTRICAL CHARACTERISTICS ANALOG

 $\begin{aligned} & \text{AV}_{\text{DD}} = 5\text{V } (\pm \ 10\%), \, \text{AV}_{\text{SS}} = 0\text{V}, \, \text{T}_{\text{amb}} = \ 0^{\circ}\text{C to } + 70^{\circ}\text{C } (8\text{xCE558EBx}). \\ & \text{AV}_{\text{DD}} = 5\text{V } (\pm \ 10\%), \, \text{AV}_{\text{SS}} = 0\text{V}, \, \text{T}_{\text{amb}} = -40^{\circ}\text{C to } + 85^{\circ}\text{C } (8\text{xCE558EFx}). \end{aligned}$

All voltages with respect to V_{SS} unless otherwise specified.

		TEST	LIN		
SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
AV _{DD}	Analog supply voltage	$AV_{DD} = V_{DD} \pm 0.2V$	4.5	5.5	٧
Al _{DD}	Analog supply current	Port 5 = 0 to AV _{DD} see note 19		1.2	mA
Al _{ID}	Idle mode	see note 18		50	μА
AlpD	Power-down mode	2V < AV _{PD} < AV _{DD} see note 18		50	μА
Analog Inp	puts	•			
AVIN	Analog input voltage		AV _{SS} -0.2	AV _{DD} +0.2	٧
AV _{REF}	Reference voltage: AVREF- AVREF+		AV _{SS} -0.2	AV _{DD} +0.2	V V
R _{REF}	Resistance between AV _{REF+} and AV _{REF} .		10	50	kΩ
CIA	Analog input capacitance			15	pF
DL _e	Differential non-linearity 9, 10, 11,			±1	LSB
ILe	Integral non-linearity 9, 12			<u>+2</u>	LSB
OS _e	Offset error ^{9, 13}			±2	LSB
G _e	Gain error ^{9, 14}			±0.4	%
A _e	Absolute voltage error 9, 15		1	±3	LSB
M _{CTC}	Channel to channel matching			±1	LSB
Ct	Crosstalk between inputs of port 5 16	0-100kHz	<u> </u>	-60	dB

80CE558/83CE558/89CE558

NOTES FOR DC ELECTRICAL CHARACTERISTICS:

- 1. See Figures 37 and 39 through 41 for IDD test conditions.
- The operating supply current is measured with all output pins disconnected;
 XTAL1 driven with t_r = t_f = 5ns; V_{IL} = V_{SS} + 0.5V; V_{IH} = V_{DD} 0.5V; XTAL2 not connected;
 EA = RST = Port 0 = EW = SCL = SDA = V_{DD}; ADEXS = V_{SS}.
- 3. The idle mode supply current is measured with all output pins disconnected; XTAL1 driven with $t_r = t_f = 5 ns$; $V_{IL} = V_{SS} + 0.5 V$; $V_{IH} = V_{DD} 0.5 V$; XTAL2 not connected; Port $0 = EW = SCL = SDA = SELXTAL 1 = V_{DD}$; $EA = RST = ADEXS = V_{SS}$.
- The power-down current is measured with all output pins disconnected;
 XTAL2 not connected; Port 0 = EW = SCL = SDA = SELXTAL 1 = V_{DD}; EA = RST = ADEXS = XTAL1 = V_{SS}.
- 5. The input threshold voltage of SCL and SDA (SIO1) meets the I²C specification, so an input voltage below 0.3 V_{DD} will be recognized as a logic 0 while an input voltage above 0.7 V_{DD} will be recognized as a logic 1.
- Pins of ports 1, 2, 3, and 4 source a transition current when they are being externally driven from HIGH to LOW. The transition current reaches its maximum value when V_{IN} is approximately 2V.
- 7. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the V_{OL} of ALE and ports 1, 3 and 4. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input.
- Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9V_{DD} specification when the
 address bits are stabilizing.
- Conditions: AV_{REF}. = 0V; AV_{DD} = 5.0V, AV_{REF}. = 5.12V. V_{DD} = 5.0V, V_{SS} = 0V, ADC is monotonic with no missing codes. Measurement by continuous conversion of AV_{IN} = -20mV to 5.12V in steps of 0.5mV, derivating parameters from collected conversion results of ADC. ADC prescaler programmed according to the actual oscillator frequency, resulting in a conversion time within the specified range for t_{conv} (15μs ... 50μs).
- 10. The differential non-linearity (DLe) is the difference between the actual step width and the ideal step width.
- 11. The ADC is monotonic; there are no missing codes.
- 12. The integral non-linearity (ILe) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset error.
- 13. The offset error (OS_e) is the absolute difference between the straight line which fits the actual transfer curve (after removing gain error), and a straight line which fits the ideal transfer curve. The offset error is constant at every point of the actual transfer curve.
- 14. The gain error (G_e) is the relative difference in percent between the straight line fitting the actual transfer curve (after removing offset error), and the straight line which fits the ideal transfer curve. Gain error is constant at every point on the transfer curve.
- 15. The absolute voltage error (A_e) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve.
- 16. This should be considered when both analog and digital signals are simultaneously input to port 5.
- 17. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

 $\begin{array}{lll} \text{Maximum I}_{OL} \text{ per port pin: } 10 \text{ mA} \\ \text{Maximum I}_{OL} \text{ 8-bit port -} \\ & \text{Port 0: } 26 \text{ mA} \\ & \text{Ports 1, 2, 3 and 4: } 15 \text{ mA} \\ \text{Maximum total I}_{OL} \text{ for all output pins : } 86 \text{ mA} \end{array}$


If I_{OL} exceeds the test conditions, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.


719

18. AI_{ID} is measured with SELXTAL1 = V_{DD} .

January 1993

19. AliD and AlPD are measured with the 32 kHz oscillator being halted, XTAL3 not connected and XTAL4 = Vss.





80CE558/83CE558/89CE558

6.0 AC CHARACTERISTICS

AC ELECTRICAL CHARACTERISTICS

 $V_{DD} = 5V \pm 10\%$ (EBx), $V_{SS} = 0V$, T_{CLCL} min = 1/fmax (maximum operating frequency)

 V_{DD} = 5V \pm 10% (EFx), V_{SS} = 0V, T_{CLCL} min = 1/fmax (maximum operating frequency)

 $T_{amb} = 0$ °C to +70°C, T_{CLCL} min = 63 ns for 8xCE558EBx

 $T_{amb} = -40$ °C to +85°C, T_{CLCL} min = 63 ns for 8xCE558EFx

SYMBOL	FIGURE	PARAMETER	12MHz CLOCK		16MHz CLOCK		VARIABLE CLOCK		
			MIN	MAX	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	42	Oscillator					3.5	16	MHz
LHLL	42	ALE pulse width	127		85		2t _{CLCL} -40		ns
AVLL	42	Address valid to ALE LOW	28		8		t _{CLCL} -55		ns
LLAX	42	Address hold after ALE LOW	48		28		t _{CLCL} -35		ns
tlliv	42	ALE LOW to valid instruction in		234		150		4t _{CLCL} -100	ns
t _{LLPL}	42	ALE LOW to PSEN LOW	43		23		t _{CLCL} -40		ns
t _{PLPH}	42	PSEN pulse width	205		143		3t _{CLCL} -45		ns
t _{PLIV}	42	PSEN LOW to valid instruction in		145		83		3t _{CLCL} -105	ns
t _{PXIX}	42	Input instruction hold after PSEN	0		0		0		ns
t _{PXI} Z	42	Input instruction float after PSEN		59		38		t _{CLCL} -25	ns
t _{AVIV}	42	Address to valid instruction in		312		208		5t _{CLCL} -105	ns
t _{PLAZ}	42	PSEN LOW to address float		10		10		10	ns
Data Memo	ory					_			
tLLAX	43, 44	Address valid to ALE LOW	28		8		t _{CLCL} -55		ns
t _{RLRH}	43	RD pulse width	400	T	275		6t _{CLCL} -100		ns
tww	44	WR pulse width	400	T	275		6t _{CLCL} -100	-	ns
t _{RLDV}	43	RD LOW to valid data in		252		148		5t _{CLCL} -165	ns
t _{RHDX}	43	Data hold after RD	0		0		0		ns
t _{RHDZ}	43	Data float after RD	_	97		55		2t _{CLCL} -70	ns
tuldy	43	ALE LOW to valid data in		517		350		8t _{CLCL} -150	ns
t _{AVDV}	43	Address to valid data in		585		398		9t _{CLCL} -165	ns
t _{LLWL}	43, 44	ALE LOW to RD or WR LOW	200	300	138	238	3t _{CLCL} -50	3t _{CLCL} +50	ns
tavwl	43, 44	Address valid to WR LOW or RD LOW	203		120		4t _{CLCL} -130		ns
tavwx	44	Data valid to WR transition	23		3		t _{CLCL} -60		ns
t _{DW}	44	Data before WR	433		288		7t _{CLCL} -150		ns
twhax	44	Data hold after WR	33		13		t _{CLCL} -50		ns
t _{RLAZ}	43	RD low to address float		0		0		0	ns
twhLH	43, 44	RD or WR HIGH to ALE HIGH	43	123	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
	ing - Shift R	egister Mode (Test Conditions: T _{amb} = 0°	C to +70	°C; V _{SS} =	0V; Load	d Capacita	ance = 80pF)		
txLXL	46	Serial port clock cycle time	1.0	T 33	0.75	T	12t _{CLCL}		μs
t _{QVXH}	46	Output data setup to clock rising edge	700	1	492		10t _{CLCL} -133		ns
	46	Output data hold after clock rising edge	50	+	8		2t _{CLCL} -117		ns
tyuny	46	Input data hold after clock rising edge	0	+	0	+	0		ns
t _{XHDV}	46	Clock rising edge to input data valid	Ľ	700	+-	492		10t _{CLCL} -133	ns

722

80CE558/83CE558/89CE558

AC ELECTRICAL CHARACTERISTICS (Continued)


SYMBOL	PARAMETER	Standa I ² C	UNIT	
		MIN	MAX	1
I ² C Interfac	e timing (refer to Figure 45)			
fscL	SCL clock frequency	0	100	kHz
t _{BUF}	Bus free time between a STOP and START condition	4.7	-	μs
thd; sta	Hold time (repeated) START condition. After this period, the first clock pulse is generated	4.0	-	μs
tLow	LOW period of the SCL clock	4.7		μs
t _{HIGH}	High period of the SCL clock	4.0		μs
tsu; sta	Set-up time for a repeated START condition	4.7		μs
thd; dat	Data hold time	01		μs
tHD; DAT1,2,3	Data set-up time	250		ns
t _{RD} , t _{RC}	Rise time of both SDA and SCL signals	-	1000	ns
t _{FD} , t _{FC}	Fall time of both SDA and SCL signals	-	300	ns
tsu; sто	Set-up time for STOP condition	4.0	-	μs
Cb	Capacitive load for each bus line	-	400	pF


All values referred to V_{IH} and V_{IL max} levels.


NOTES:


 A device must internally provide a hold time of at least 300 ns from the SDA signal (referred to the V_{IH min} of the SCL signal) in order to bridge the undefined region of the falling edge of SCL.


For 62ns < t_{CLCL} < 570ns, 16MHz > t_{CLK} > 3.5MHz) the SI01 interface meets concerning AC parameters the I²C-bus specification for bit-rates up to 100 kbit/s.





















80CE558/83CE558/89CE558





Purchase of Philips' I^2C components conveys a license under the Philips' I^2C patent to use the components in the I^2C -system provided the system conforms to the I^2C specifications defined by Philips.