PZ3064

FEATURES

- Industry's first TotalCMOS™ PLD both CMOS design and process technologies
- Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed
- High speed pin-to-pin delays of 10ns
- Ultra-low static power of less than 50μA
- Dynamic power that is 70% lower at 50MHz than competing devices
- 100% routable with 100% utilization while all pins and all macrocells are fixed
- Deterministic timing model that is extremely simple to use
- 4 clocks with programmable polarity at every macrocell
- Support for asynchronous clocking
- Innovative XPLA™ architecture combines high speed with extreme flexibility
- 1000 erase/program cycles guaranteed
- 20 years data retention guaranteed
- Logic expandable to 37 product terms
- PCI compliant
- Advanced 0.5

 µ E²CMOS process
- Security bit prevents unauthorized access
- Design entry and verification using industry standard and Philips CAE tools
- Reprogrammable using industry standard device programmers
- Innovative Control Term structure provides either sum terms or product terms in each logic block for:
 - Programmable 3-State buffer
 - Asynchronous macrocell register preset/reset
- Programmable global 3-State pin facilitates 'bed of nails' testing without using logic resources
- · Available in PLCC, TQFP, and PQFP packages
- Available in both Commercial and Industrial grades

Table 1. PZ3064 Features

	PZ3064
Usable gates	2000
Maximum inputs	68
Maximum I/Os	64
Number of macrocells	64
Propagation delay (ns)	10
Packages	44-pin PLCC, 44-pin TQFP, 68-pin PLCC, 84-pin PLCC, 100-pin PQFP

DESCRIPTION

The PZ3064 CPLD (Complex Programmable Logic Device) is the second in a family of Fast Zero Power (FZP™) CPLDs from Philips Semiconductors. These devices combine high speed and zero power in a 64 macrocell CPLD. With the FZP™ design technique, the PZ3064 offers true pin-to-pin speeds of 10ns, while simultaneously delivering power that is less than 50µA at standby without the need for 'turbo bits' or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing CPLD - 70% lower at 50MHz. These devices are the first TotalCMOS™ PLDs, as they use both a CMOS process technology and the patented full CMOS FZP™ design technique. For 5V applications, Philips also offers the high speed PZ5064 CPLD that offers these features in a full 5V implementation.

The Philips FZP™ CPLDs introduce the new patent-pending XPLA™ (eXtended Programmable Logic Array) architecture. The XPLA™ architecture combines the best features of both PLA and PAL™ type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. The XPLA™ structure in each logic block provides a fast 10ns PAL™ path with 5 dedicated product terms per output. This PAL™ path is joined by an additional PLA structure that deploys a pool of 32 product terms to a fully programmable OR array that can allocate the PLA product terms to any output in the logic block. This combination allows logic to be allocated efficiently throughout the logic block and supports as many as 37 product terms on an output. The speed with which logic is allocated from the PLA array to an output is only 2.5ns, regardless of the number of PLA product terms used, which results in worst case tpp's of only 12.5ns from any pin to any other pin. In addition, logic that is common to multiple outputs can be placed on a single PLA product term and shared across multiple outputs via the OR array, effectively increasing design density.

The PZ3064 CPLDs are supported by industry standard CAE tools (Cadence, Mentor, Minc, Exemplar Logic, Synplicity, Synopsys, Synario, Viewlogic, MINC), using text (Abel, VHDL, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Device fitting uses either Minc or Phillips Semiconductors-developed tools.

The PZ3064 CPLD is reprogrammable using industry standard device programmers from vendors such as Data I/O, BP Microsystems, SMS, and others.

PAL is a registered trademark of Advanced Micro Devices, Inc.

PZ3064

ORDERING INFORMATION

ORDER CODE	DESCRIPTION	DESCRIPTION	DRAWING NUMBER
PZ3064-10A44	44-pin PLCC, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT187-2
PZ3064-12A44	44-pin PLCC, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SOT187-2
PZ3064l12A44	44-pin PLCC, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT187-2
PZ3064I15A44	44-pin PLCC, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT187-2
PZ3064-10BC	44-pin TQFP, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SOT376-1
PZ3064-12BC	44-pin TQFP, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SOT376-1
PZ3064l12BC	44-pin TQFP, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT376-1
PZ3064I15BC	44-pin TQFP, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT376-1
PZ3064-10A68	68-pin PLCC, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SOT188-3
PZ3064-12A68	68-pin PLCC, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT188-3
PZ3064I12A68	68-pin PLCC, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT188-3
PZ3064I15A68	68-pin PLCC, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT188-3
PZ3064-10A84	84-pin PLCC, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SQT189-3
PZ3064-12A84	84-pin PLCC, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SOT189-3
PZ3064112A84	84-pin PLCC, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SQT189-3
PZ3064I15A84	84-pin PLCC, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT189-3
PZ3064-10BB1	100-pin PQFP, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SOT382-1
PZ3064-12BB1	100-pin PQFP, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SOT382-1
PZ3064I12BB1	100-pin PQFP, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT382-1
PZ3064I15BB1	100-pin PQFP, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT382-1

XPLA™ ARCHITECTURE

Figure 1 shows a high level block diagram of a 64 macrocell device implementing the XPLA™ architecture. The XPLA™ architecture consists of logic blocks that are interconnected by a Zero-power Interconnect Array (ZIA). The ZIA is a virtual crosspoint switch. Each logic block is essentially a 36V16 device with 36 inputs from the ZIA and 16 macrocells. Each logic block also provides 32 ZIA feedback paths from the macrocells and I/O pins.

From this point of view, this architecture looks like many other CPLD architectures. What makes the CoolRunner™ family unique is what is inside each logic block and the design technique used to implement these logic blocks. The contents of the logic block will be described next.

Logic Block Architecture

Figure 2 illustrates the logic block architecture. Each logic block contains control terms, a PAL array, a PLA array, and 16 macrocells. the 6 control terms can individually be configured as either SUM or PRODUCT terms, and are used to control the preset/reset and output enables of the 16 macrocells flip-flops. The PAL array consists of a programmable AND array with a fixed OR array, while the PLA array consists of a programmable AND array with a programmable OR array. The PAL array provides a high speed path through the array, while the PLA array provides increased product term density.

Each macrocell has 5 dedicated product terms from the PAL array. The pin-to-pin tpp of the PZ3064 device through the PAL array is 10ns. If a macrocell needs more than 5 product terms, it simply gets the additional product terms from the PLA array. The PLA array consists of 32 product terms, which are available for use by all 16 macrocells. The additional propagation delay incurred by a macrocell using 1 or all 32 PLA product terms is just 2.5ns. So the total pin-to-pin tpp for the PZ3064 using 6 to 37 product terms is 12.5ns (10ns for the PAL + 2.5ns for the PLA).

Philips Semiconductors

PZ3064




Figure 1. Philips XPLA CPLD Architecture




Figure 2. Philips XPLA Logic Block Architecture

PZ3064

Macrocell Architecture

Figure 3 shows the architecture of the macrocell used in the CoolRunner^{ru} family. The macrocell consists of a flip-flop that can be configured as either a D or T type. A D-type flip-flop is generally more useful for implementing state machines and data buffering. A T-type flip-flop is generally more useful in implementing counters. All CoolRunner™ family members provide both synchronous and asynchronous clocking and provide the ability to clock off either the falling or rising edges of these clocks. These devices are designed such that the skew between the rising and falling edges of a clock are minimized for clocking integrity. There are 4 clocks available on the PZ3064 device. Clock 0 (CLK0) is designated as the "synchronous" clock and must be driven by an external source. Clock 1 (CLK1), Clock 2 (CLK2), and Clock 3 (CLK3) can either be used as a synchronous clock (driven by an external source) or as an asynchronous clock (driven by a macrocell equation). The timing for asynchronous clocks is different in that the too time is extended by the amount of time that it takes for the signal to propagate through the array and reach the clock network, and the tsu time is reduced. Please see the application note titled "Understanding CoolRunner Clocking Options" for more detail.

Two of the control terms (CT0 and CT1) are used to control the Preset/Reset of the macrocell's flip-flop. The Preset/Reset feature

for each macrocell can also be disabled. Note that the Power-on Reset leaves all macrocells in the "zero" state when power is properly applied. The other 4 control terms (CT2–CT5) can be used to control the Output Enable of the macrocell's output buffers. The reason there are as many control terms dedicated for the Output Enable of the macrocell is to insure that all CoolRunner™ devices are PCI compliant. The macrocell's output buffers can also be always enabled or disabled. All CoolRunner™ devices also provide a Global Tri-State (GTS) pin, which, when enabled and pulled Low, will 3-State all the outputs of the device. This pin is provided to support "In-Circuit Testing" or "Bed-of-Nails Testing".

There are two feedback paths to the ZIA: one from the macrocell, and one from the I/O pin. The ZIA feedback path before the output buffer is the macrocell feedback path, while the ZIA feedback path after the output buffer is the I/O pin ZIA path. When the macrocell is used as an output, the output buffer is enabled, and the macrocell feedback path can be used to feedback the logic implemented in the macrocell. When the I/O pin is used as an input, the output buffer will be 3-Stated and the input signal will be fed into the ZIA via the I/O feedback path, and the logic implemented in the buried macrocell can be fed back to the ZIA via the macrocell feedback path. It should be noted that unused inputs or I/Os should be properly terminated.




Figure 3. PZ3064 Macrocell Architecture

PZ3064

Simple Timing Model

Figure 4 shows the CoolRunner™ Timing Model. The CoolRunner™ timing model looks very much like a 22V10 timing model in that there are three main timing parameters, including tpD, tSU, and tCO. In other competing architectures, the user may be able to fit the design into the CPLD, but is not sure whether system timing requirements can be met until after the design has been fit into the device. This is because the timing models of competing architectures are very complex and include such things as timing dependencies on the number of parallel expanders borrowed, sharable expanders, varying number of X and Y routing channels used, etc. In the XPLA™ architecture, the user knows up front whether the design will meet system timing requirements. This is due to the simplicity of the timing model. For example, in the PZ3064 device, the user knows up front that if a given output uses

5 product terms or less, the t_{PD} = 10ns, the t_{SU_PAL} = 6ns, and the t_{CO} = 7ns. If an output is using 6 to 37 product terms, an additional 2ns must be added to the t_{PD} and t_{SU} timing parameters to account for the time to propagate through the PLA array.

TotalCMOS™ Design Technique for Fast Zero Power

Philips is the first to offer a TotalCMOS™ CPLD, both in process technology and design technique. Philips employs a cascade of CMOS gates to implement its Sum of Products instead of the traditional sense amp approach. This CMOS gate implementation allows Philips to offer CPLDs which are both high performance and low power, breaking the paradigm that to have low power, you must have low performance. Refer to Figure 5 and Table 2 showing the I_{DD} vs. Frequency of our PZ3064 TotalCMOS™ CPLD.




Figure 4. CoolRunner™ Timing Model




Figure 5. I_{DD} vs. Frequency @ V_{DD} = 3.3V, 25°C

Table 2. I_{DD} vs. Frequency

 $V_{DD} = 3.3V$

100 0.01						
FREQUENCY (MHz)	0	20	40	60	80	100
Typical I _{DD} (mA)	0.04	13	26	40	50	63

63

1998 Jul 23

Philips Semiconductors Product specification

64 macrocell CPLD

PZ3064

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	Supply voltage ²	-0.5	7.0	V
V _I	Input voltage	-1.2	V _{DD} +0.5	.V
V _{OUT}	Output voltage	-0.5	V _{DD} +0.5	٧
IIN	Input current	-30	30	mA
lout	Output current	-100	100	mA
TJ	Maximum junction temperature	-40	150	∘c
T _{str}	Storage temperature	-65	150	°C

NOTES:

OPERATING RANGE

PRODUCT GRADE	TEMPERATURE	VOLTAGE
Commercial	0 to +70°C	3.3 ±10% V
Industrial	-40 to +85°C	3.3 ±10% V

Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification is not implied.

^{2.} The chip supply voltage must rise monotonically.

PZ3064

DC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL GRADE DEVICES

Commercial: $0^{\circ}C \le T_{amb} \le +70^{\circ}C$; $3.0V \le V_{DD} \le 3.6V$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input voltage low	V _{DD} = 3.0V		0.8	V
ViH	Input voltage high	V _{DD} = 3.6V	2.0		V
V _I	Input clamp voltage	V _{DD} = 3.0V, I _{IN} = -18mA		-1.2	V
V _{OL}	Output voltage low	V _{DD} = 3.0V, I _{OL} = 8mA		0.5	٧
V _{OH}	Output voltage high	V _{DD} = 3.0V, l _{OH} = -8mA	2.4		V
l _l	Input leakage current	V _{IN} = 0 to V _{DD}	-10	10	μА
loz	3-Stated output leakage current	V _{IN} = 0 to V _{DD}	-10	10	μА
I _{DDQ} 1	Standby current	V _{DD} = 3.6V, T _{amb} = 0°C		50	μА
1 12	Dunamia aumant	V _{DD} = 3.6V, T _{amb} = 0°C @ 1MHz		1	mA
loop ^{1, 2}	Dynamic current	V _{DD} = 3.6V, T _{amb} = 0°C @ 50MHz	11.5	40	mA
los	Short circuit output current ³	1 pin at a time for no longer than 1 second	-5	-100	mA
C _{IN}	Input pin capacitance ³	T _{amb} = 25°C, f = 1MHz		8	pF
C _{CLK}	Clock input capacitance ³	T _{amb} = 25°C, f = 1MHz	T _{amb} = 25°C, f = 1MHz 5		pF
CI/O	I/O pin capacitance ³	T _{amb} = 25°C, f = 1MHz		10	pF

NOTES:

- 1. See Table 2, page 63 for typical value.
- This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs enabled and unloaded. Inputs are tied to V_{DD} or ground. This parameter guaranteed by design and characterization, not testing.
- Typical values, not tested.

AC ELECTRICAL CHARACTERISTICS1 FOR COMMERCIAL GRADE DEVICES

Commercial: $0^{\circ}C \le T_{amb} \le +70^{\circ}C$; $3.0V \le V_{DD} \le 3.6V$

SYMBOL	PARAMETER	1	0	12		UNIT
STMBUL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNII
t _{PD_PAL}	Propagation delay time, input (or feedback node) to output through PAL	2	10 .	2	12	ns
t _{PD_PLA}	Propagation delay time, input (or feedback node) to output through PAL & PLA	3	12.5	3	14.5	ns
tco	Clock to out (global synchronous clock from pin)	2	7	2	8	ns
t _{SU_PAL}	Setup time (from input or feedback node) through PAL	5.5		7		ns
t _{SU_PLA}	Setup time (from input or feedback node) through PAL + PLA	8		9.5		ns
t _H	Hold time		0		0	ns
t _{CH}	Clock High time	4		5		กร
t _{CL}	Clock Low time	4		5		ns
t _R	Input Rise time		20		20	ns
tբ	Input Fall time		20		20	ns
f _{MAX1}	Maximum FF toggle rate ² (1/t _{CH} + t _{CL})	125		100		MHz
f _{MAX2}	Maximum internal frequency ² (1/t _{SUPAL} + t _{CF})	91		74		MHz
f _{MAX3}	Maximum external frequency ² (1/t _{SUPAL} + t _{CO})	80		67		MHz
t _{BUF}	Output buffer delay time		1.5		1.5	ns
tpDF_PAL	Input (or feedback node) to internal feedback node delay time through PAL		8.5		10.5	ns
t _{PDF_PLA}	Input (or feedback node) to internal feedback node delay time through PAL+PLA		11		13	ns
t _{CF}	Clock to internal feedback node delay time		5.5		6.5	ns
t _{INIT}	Delay from valid V _{DD} to valid reset		50		50	μs
t _{ER}	Input to output disable ³		12.5		14	ns
t _{EA}	Input to output valid		12.5		14	ns
t _{RP}	Input to register preset		15		16	ns
t _{RR}	Input to register reset		15		16	ns

NOTES:

- 1. Specifications measured with one output switching. See Figure 6 and Table 3 for derating.
- 2. This parameter guaranteed by design and characterization, not by test.
- Output C_L = 5pF.

PZ3064

DC ELECTRICAL CHARACTERISTICS FOR INDUSTRIAL GRADE DEVICES

 $-40^{\circ}\text{C} \le \text{T}_{amb} \le +85^{\circ}\text{C}; 3.0\text{V} \le \text{V}_{DD} \le 3.6\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input voltage low	V _{DD} = 3.0V		0.8	V
V _{IH}	Input voltage high	V _{DD} = 3.6V	2.0		٧
Vį	Input clamp voltage	$V_{DD} = 3.0V$, $I_{IN} = -18mA$		-1.2	٧
Vol	Output voltage low	V _{DD} = 3.0V, I _{OL} = 8mA		0.5	V
V _{OH}	Output voltage high	$V_{DD} = 3.0V, I_{OH} = -8mA$	2.4		V
lı	Input leakage current	$V_{IN} = 0$ to V_{DD}	-10	10	μΑ
loz	3-Stated output leakage current	V _{IN} = 0 to V _{DD}	V _{IN} = 0 to V _{DD} -10		μА
l _{DDQ} 1	Standby current	V _{DD} = 3.6V, T _{amb} ≈ -40°C		50	μА
1 12	D	V _{DD} = 3.6V, T _{amb} = -40°C @ 1MHz		1	mA
1000 ^{1, 2}	Dynamic current	V _{DD} = 3.6V, T _{amb} = -40°C @ 50MHz		40	mA
los	Short circuit output current	1 pin at a time for no longer than 1 second	1 pin at a time for no longer than 1 second -5		mA
CIN	Input pin capacitance	T _{amb} = 25°C, f = 1MHz		8	pF
C _{CLK}	Clock input capacitance	T _{amb} = 25°C, f = 1MHz 5		12	pF
C _{I/O}	I/O pin capacitance	T _{amb} = 25°C, f = 1MHz		10	pF

NOTES:

- 1. See Table 2, page 63 for typical values.
- This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs enabled and unloaded. Inputs are tied to V_{DD} or ground. This parameter guaranteed by design and characterization, not testing.
- 3. Typical values, not tested.

AC ELECTRICAL CHARACTERISTICS1 FOR INDUSTRIAL GRADE DEVICES

 $-40^{\circ}\text{C} \le T_{amb} \le +85^{\circ}\text{C}; 3.0\text{V} \le V_{DD} \le 3.6\text{V}$

SYMBOL	PARAMETER	12		15		UNIT
SIMBUL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNII
1PD_PAL	Propagation delay time, input (or feedback node) to output through PAL	2	12	2	15	ns
t _{PD_PLA}	Propagation delay time, input (or feedback node) to output through PAL & PLA	3	14.5	3	17.5	ns
tco	Clock to out (global synchronous clock from pin)	2	8	2	9	ns
t _{SU_PAL}	Setup time (from input or feedback node) through PAL	7		8		ns
tsu_PLA	Setup time (from input or feedback node) through PAL + PLA	9.5		10.5		ns
t _H	Hold time		0		0	ns
t _{CH}	Clock High time	5		5		ns
t _{CL}	Clock Low time	5		5		ns
t _R	Input Rise time	_	20		20	ns
t _F	Input Fall time		20		20	ns
f _{MAX1}	Maximum FF toggle rate ² (1/t _{CH} + t _{CL})	100		100		MHz
f _{MAX2}	Maximum internal frequency ² (1/t _{SUPAL} + t _{CF})	74		65		MHz
fmax3	Maximum external frequency ² (1/t _{SUPAL} + t _{CO})	67		58		MHz
t _{BUF}	Output buffer delay time		1.5		1.5	ns
t _{PDF_PAL}	Input (or feedback node) to internal feedback node delay time through PAL		10.5		13.5	ns
t _{PDF_PLA}	Input (or feedback node) to internal feedback node delay time through PAL+PLA		13		16	ns
t _{CF}	Clock to internal feedback node delay time		6.5		7.5	ns
t _{INIT}	Delay from valid V _{DD} to valid reset		50		50	μs
ten	Input to output disable ³		14		15	ns
t _{EA}	Input to output valid		14		15	ns
t _{RP}	Input to register preset		16		17	ns
t _{RR}	Input to register reset		16		17	ns


- Specifications measured with one output switching. See Figure 6 and Table 3 for derating.
 This parameter guaranteed by design and characterization, not by test.
 Output C_L = 5pF.

1998 Jul 23 66

PZ3064

SWITCHING CHARACTERISTICS

The test load circuit and load values for the AC Electrical Characteristics are illustrated below.



COMPONENT	VALUES
R1	390Ω
R2	390Ω
C1	35pF

MEASUREMENT	S1	S2
t _{PZH}	Open	Closed
t _{PZL}	Closed	Open
tp	Closed	Closed

NOTE: For t_{PHZ} and t_{PLZ} C = 5pF, and 3-State levels are measured 0.5V from steady-state active level.

SP00461B





Figure 6. t_{PD_PAL} vs. Outputs Switching

Table 3. tpD_PAL vs. Number of Outputs Switching

NUMBER OF OUTPUTS	1	2	4	8	12	16
Typical (ns)	8.0	8.4	8.8	9.2	9.6	10.0

VOLTAGE WAVEFORM




1998 Jul 23

67


PZ3064

PIN DESCRIPTIONS


PZ3064 - 44-Pin Plastic Leaded Chip Carrier



PZ3064 - 44-Pin Thin Quad Flat Package



PZ3064 - 68-Pin Plastic Leaded Chip Carrier




Product specification


64 macrocell CPLD

PZ3064

PZ3064 - 84-Pin Plastic Leaded Chip Carrier



PZ3064 - 100-Pin Plastic Quad Flat Package



Philips Semiconductors Product specification

64 macrocell CPLD

PZ3064

Package Thermal Characteristics

Philips Semiconductors uses the Temperature Sensitive Parameter (TSP) method to test thermal resistance. This method meets Mil-Std-883C Method 1012.1 and is described in Philips 1995 IC Package Databook. Thermal resistance varies slightly as a function of input power. As input power increases, thermal resistance changes approximately 5% for a 100% change in power.

Figure 7 is a derating curve for the change in Θ_{JA} with airflow based on wind tunnel measurements. It should be noted that the wind flow dynamics are more complex and turbulent in actual applications than in a wind tunnel. Also, the test boards used in the wind tunnel contribute significantly to forced convection heat transfer, and may not be similar to the actual circuit board, especially in size.

Package	ΘJA
44-pin PLCC	44.8°C/W
44-pin TQFP	60.8°C/W
68-pin PLCC	44.9°C/W
84-pin PLCC	34.7°C/W
100-pin PQFP	44.5°C/W




Figure 7. Average Effect of Airflow on Θ_{JA}