# **HEF4511B**

# BCD to 7-segment latch/decoder/driver Rev. 7 — 11 November 2011

Product data sheet

### 1. **General description**

The HEF4511B is a BCD to 7-segment latch/decoder/driver with four address inputs (D0 to D3), an active HIGH latch enable input (LE), an active LOW ripple blanking input (BL), an active LOW lamp test input (LT), and seven active HIGH NPN bipolar transistor segment outputs (Qa to Qg).

When LE is LOW and BL is HIGH, the state of the segment outputs (Qa to Qg) is determined by the data on D0 to D3. When LE goes HIGH, the last data present on D0 to D3 is stored in the latches and the segment outputs remain unchanged. When LT is LOW, all of the segment outputs are HIGH independent of all other input conditions. With LT HIGH, a LOW on BL forces all segment outputs LOW. The inputs LT and BL do not affect the latch circuit.

It operates over a recommended  $V_{DD}$  power supply range of 3 V to 15 V referenced to  $V_{SS}$ (usually ground). Unused inputs must be connected to V<sub>DD</sub>, V<sub>SS</sub>, or another input.

### Features and benefits 2.

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Specified from -40 °C to +85 °C and -40 °C to +125 °C
- Complies with JEDEC standard JESD 13-B

### 3. Ordering information

Table 1. **Ordering information** 


All types operate from -40 °C to +125 °C.


Type number	Package	Package										
	Name	Description	Version									
HEF4511BP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4									
HEF4511BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1									




### BCD to 7-segment latch/decoder/driver

# 4. Functional diagram






# BCD to 7-segment latch/decoder/driver



### BCD to 7-segment latch/decoder/driver

# 5. Pinning information

### 5.1 Pinning



# 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
LT	3	lamp test input (active LOW)
BL	4	ripple blanking input (active LOW)
LE	5	latch enable input (active HIGH)
D0 to D3	7, 1, 2, 6	address (data) input
V <sub>SS</sub>	8	ground supply voltage
Qa to Qg	13, 12, 11, 10, 9, 15, 14	segment output
$V_{DD}$	16	supply voltage

### BCD to 7-segment latch/decoder/driver

# 6. Functional description

Table 3. Function table[1]

Input	S						Outpu	ıts						Display
LE	BL	LT	D3	D2	D1	D0	Qa	Qb	Qc	Qd	Qe	Qf	Qg	
Χ	Χ	L	Χ	Χ	Χ	X	Н	Н	Н	Н	Н	Н	Н	8
Χ	L	Н	Χ	Χ	Χ	X	L	L	L	L	L	L	L	blank
L	Н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	Н	Н	L	L	L	Н	L	Н	Н	L	L	L	L	1
L	Н	Н	L	L	Н	L	Н	Н	L	Н	Н	L	Н	2
L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3
L	Н	Н	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	Н	Н	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5
L	Н	Н	L	Н	Н	L	L	L	Н	Н	Н	Н	Н	6
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
L	Н	Н	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
L	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	Н	9
L	Н	Н	Н	L	Н	Χ	L	L	L	L	L	L	L	blank
L	Н	Н	Н	Н	Χ	Χ	L	L	L	L	L	L	L	blank
Н	Н	Н	Χ	Χ	Χ	Χ	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; N.C. = no change.



### BCD to 7-segment latch/decoder/driver

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DD}$	supply voltage		-0.5	+18	V
I <sub>IK</sub>	input clamping current	$V_I < -0.5 \text{ V or } V_I > V_{DD} + 0.5 \text{ V}$	-	±10	mA
VI	input voltage		-0.5	$V_{DD} + 0.5$	V
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I <sub>I/O</sub>	input/output current		-	±10	mA
I <sub>OH</sub>	HIGH-level output current		<u>[1]</u> –25	-	mA
$I_{DD}$	supply current		-	50	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+125	°C
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 125 °C			
		DIP16 package	[2] -	750	mW
		SO16 package	[3]	500	mW
Р	power dissipation	per output	-	100	mW

<sup>[1]</sup> A destructive high current mode may occur if  $V_I$  and  $V_O$  are not constrained to the range  $V_{SS} \le V_I$  or  $V_O \le V_{DD}$ .

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	supply voltage		3	-	15	V
VI	input voltage		0	-	$V_{DD}$	V
T <sub>amb</sub>	ambient temperature	in free air	-40	-	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	μs/V
		V <sub>DD</sub> = 10 V	-	-	0.5	μs/V
		V <sub>DD</sub> = 15 V	-	-	0.08	μs/V

<sup>[2]</sup> For DIP16 package: Ptot derates linearly with 12 mW/K above 70 °C.

<sup>[3]</sup> For SO16 package: Ptot derates linearly with 8 mW/K above 70 °C.

### BCD to 7-segment latch/decoder/driver

# 9. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0$  V;  $V_I = V_{SS}$  or  $V_{DD}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	$V_{DD}$	T <sub>amb</sub> =	–40 °C	T <sub>amb</sub> =	+25 °C	T <sub>amb</sub> =	+85 °C	T <sub>amb</sub> =	+125 °C	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
$V_{IH}$	HIGH-level	$ I_0  < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	3.5	-	V
	input voltage		10 V	7.0	-	7.0	-	7.0	-	7.0	Max	V
			15 V	11.0	-	11.0	-	11.0	-	11.0	-	V
V <sub>IL</sub>	LOW-level	$ I_{O}  < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	-	1.5	V
	input voltage		10 V	-	3.0	-	3.0	-	3.0	-	- 1.5 3.0 4.0 - 0.05 0.05 0.05 -1.1 -0.36 -0.9 -2.4 6 ±1.0 150 300 600	V
			15 V	-	4.0	-	4.0	-	4.0	-		V
$V_{OH}$	HIGH-level output voltage	see <u>Table 7</u>	-	-	-	-	-	-	-	-	-	-
V <sub>OL</sub>	LOW-level	$ I_{O}  < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	-	0.05	V
	output voltage		10 V	-	0.05	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	-	0.05	V
I <sub>OH</sub>	HIGH-level	$V_0 = 2.5 \ V$	5 V	-	-1.7	-	-1.4	-	-1.1	-	Max 1.5 3.0 4.0 - 0.05 0.05 0.05 -1.1 -0.36 -0.9 -2.4 ±1.0 150 300 600	mA
	output current	$V_0 = 4.6 \text{ V}$	5 V	-	-0.64	-	-0.5	-	-0.36	-		mΑ
		$V_0 = 9.5 V$	10 V	-	-1.6	-	-1.3	-	-0.9	-	-0.9	mΑ
		$V_0 = 13.5 \text{ V}$	15 V	-	-4.2	-	-3.4	-	-2.4	-	-2.4	mA
I <sub>OL</sub>	LOW-level	$V_0 = 0.4 \ V$	5 V	0.64	-	0.5	-	0.36	-	0.36	-	mΑ
	output current	$V_0 = 0.5 \ V$	10 V	1.6	-	1.3	-	0.9	-	0.9	-	mΑ
		$V_0 = 1.5 \text{ V}$	15 V	4.2	-	3.4	-	2.4	-	2.4	-	mΑ
II	input leakage current		15 V	-	±0.1	-	±0.1	-	±1.0	-	±1.0	μΑ
I <sub>DD</sub>	supply current	$I_O = 0 A$	5 V	-	5	-	5	-	150	-	150	μΑ
			10 V	-	10	-	10	-	300	-	300	μΑ
			15 V	-	20	-	20	-	600	-	600	μΑ
C <sub>I</sub>	input capacitance		-	-	-	-	7.5	-	-	-	-	pF

### BCD to 7-segment latch/decoder/driver

**Table 7.** Static characteristics for  $V_{OH}$   $V_{SS} = 0 \ V$ .

Symbol	Parameter	I <sub>OH</sub>	$V_{DD}$	T <sub>amb</sub> = -40 °C	T <sub>amb</sub> =	+25 °C	T <sub>amb</sub> = +85 °C	T <sub>amb</sub> = +125 °C	Unit
		mA	٧	Min	Min	Тур	Min	Min	
$V_{OH}$	HIGH-level	0	5 V	4.10	4.10	4.40	4.10	4.10	V
	output voltage		10 V	9.10	9.10	9.90	9.10	9.10	V
			15 V	14.10	14.10	14.40	14.10	14.10	V
		5	5 V	-	-	4.30	-	-	V
			10 V	-	-	9.30	-	-	V
			15 V	-	-	14.30	-	-	V
		10	5 V	3.60	3.60	4.25	3.30	3.20	V
			10 V	8.75	8.75	9.25	8.45	8.35	V
			15 V	13.75	13.75	14.30	13.45	13.35	V
		15	5 V	-	-	4.20	-	-	V
			10 V	-	-	9.20	-	-	V
			15 V	-	-	14.20	-	-	V
		20	5 V	2.80	2.80	4.20	2.50	2.30	V
			10 V	8.10	8.10	9.20	7.80	7.60	V
			15 V	13.10	13.10	14.20	12.80	12.60	V
		25	5 V	-	-	4.15	-	-	V
			10 V	-	-	9.20	-	-	V
			15 V	-	-	14.20	-	-	V

# 10. Dynamic characteristics

Table 8. Dynamic characteristics

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; for test circuit see <u>Figure 8</u>.

Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula[1]	Min	Тур	Max	Unit
t <sub>PHL</sub>	HIGH to LOW	$Dn \rightarrow Qn;$	5 V	128 ns + (0.55 ns/pF)C <sub>L</sub>	-	155	310	ns
	propagation delay	see <u>Figure 6</u>	10 V	49 ns + (0.23 ns/pF)C <sub>L</sub>	-	60	120	ns
			15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
		$LE \rightarrow Qn;$	5 V	133 ns + (0.55 ns/pF)C <sub>L</sub>	-	160	320	ns
		see Figure 6	10 V	49 ns + (0.23 ns/pF)C <sub>L</sub>	-	60	120	ns ns
			15 V	$37 \text{ ns} + (0.16 \text{ ns/pF})C_L$	-	45	90	ns
		$\overline{BL} \to Qn;$	5 V	93 ns + (0.55 ns/pF)C <sub>L</sub>		120	240	ns
		see <u>Figure 6</u>	10 V	39 ns + $(0.23 \text{ ns/pF})C_L$	-	50	100	ns
			15 V	$27 \text{ ns} + (0.16 \text{ ns/pF})C_L$	-	35	70	ns
		$\overline{\text{LT}} \rightarrow \text{Qn};$	5 V	52 ns + (0.55 ns/pF)C <sub>L</sub>	-	80	160	ns
		see Figure 6	10 V	19 ns + (0.23 ns/pF)C <sub>L</sub>	-	30	60	ns
			15 V	12 ns + (0.16 ns/pF)C <sub>L</sub>	-	20	40	ns

### BCD to 7-segment latch/decoder/driver

**Table 8. Dynamic characteristics** ...continued  $V_{SS} = 0 \ V; \ T_{amb} = 25 \ ^{\circ}C; \ for test circuit see <u>Figure 8</u>.$ 

$ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	Symbol	Parameter	Conditions	$V_{DD}$	Extrapolation formula[1]	Min	Тур	Max	Unit
LE → Qn; see Figure 6   15 V   32 ns + (0.16 ns/pF)CL   - 40 80 ns	$t_{PLH}$		•	5 V	108 ns + (0.55 ns/pF)C <sub>L</sub>	-	135	270	ns
		propagation delay	see <u>Figure 6</u>	10 V	44 ns + (0.23 ns/pF)C <sub>L</sub>	-	55	110	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				15 V	32 ns + (0.16 ns/pF)C <sub>L</sub>	-	40	80	ns
$ \frac{BL \to Qn;}{15 \ V} \qquad \frac{50 \ lns + (0.16 \ ns/pF)C_L}{15 \ V} \qquad \frac{100 \ lns}{1000000000000000000000000000000000000$				5 V	133 ns + (0.55 ns/pF)C <sub>L</sub>	-	160	320	ns
$ \frac{ BL }{ SE } \rightarrow Qn; \\ see Figure 6 \\ \hline  BL  \rightarrow Qn; \\ see Figure 6 \\ \hline  10  V  29 \text{ ns} + (0.23 \text{ ns/pF)C}_L - 40 & 80 & ns \\ \hline  15  V  22 \text{ ns} + (0.16 \text{ ns/pF)C}_L - 30 & 60 & ns \\ \hline  15  V  22 \text{ ns} + (0.16 \text{ ns/pF)C}_L - 30 & 60 & ns \\ \hline  15  V  22 \text{ ns} + (0.23 \text{ ns/pF)C}_L - 60 & 120 & ns \\ \hline  15  V  19 \text{ ns} + (0.23 \text{ ns/pF)C}_L - 30 & 60 & ns \\ \hline  15  V  17 \text{ ns} + (0.16 \text{ ns/pF)C}_L - 25 & 50 & ns \\ \hline  15  V  17 \text{ ns} + (0.16 \text{ ns/pF)C}_L - 25 & 50 & ns \\ \hline  15  V  17 \text{ ns} + (0.16 \text{ ns/pF)C}_L - 25 & 50 & ns \\ \hline  15  V  10 \text{ ns} + (1.00 \text{ ns/pF)C}_L - 30 & 60 & ns \\ \hline  15  V  9 \text{ ns} + (0.42 \text{ ns/pF)C}_L - 30 & 60 & ns \\ \hline  15  V  9 \text{ ns} + (0.42 \text{ ns/pF)C}_L - 30 & 60 & ns \\ \hline  15  V  9 \text{ ns} + (0.42 \text{ ns/pF)C}_L - 20 & 40 & ns \\ \hline  15  V  9 \text{ ns} + (0.28 \text{ ns/pF)C}_L - 20 & 40 & ns \\ \hline  15  V  9 \text{ ns} + (0.28 \text{ ns/pF)C}_L - 25 & 50 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 25 & 50 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 25 & 50 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 25 & 50 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 & ns \\ \hline  15  V  9 \text{ ns} + (0.06 \text{ ns/pF)C}_L - 16 & 32 &$			see <u>Figure 6</u>	10 V	59 ns + (0.23 ns/pF)C <sub>L</sub>	-	70	140	ns
				15 V	42 ns + (0.16 ns/pF)C <sub>L</sub>	-	50	100	ns
$\frac{15  \text{V}}{15  \text{V}} = \frac{23  \text{ns} + (0.23  \text{ns}/\text{pr})  \text{CL}}{15  \text{V}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{15  \text{V}} = \frac{22  \text{ns} + (0.16  \text{ns}/\text{pF})  \text{CL}}{10  \text{V}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{V}} = \frac{1}{30  \text{ns}} + \frac{1}{(0.23  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{V}} = \frac{1}{30  \text{ns}} + \frac{1}{(0.23  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{15  \text{V}} = \frac{1}{10  \text{Ns}} + \frac{1}{(0.16  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{30}  \frac{60}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{30}  \frac{25}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{10}  \frac{32}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{10}  \frac{32}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{10}  \frac{32}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{10}  \frac{32}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{10}  \frac{32}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{10}  \frac{32}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}} = \frac{1}{10}  \frac{32}{60}  \frac{\text{ns}}{\text{ns}}$ $\frac{15  \text{V}}{10  \text{Ns}} + \frac{1}{(0.00  \text{ns}/\text{pF})  \text{CL}$			•	5 V	78 ns + (0.55 ns/pF)C <sub>L</sub>	-	105	210	ns
$ \frac{\text{LT} \rightarrow \text{Qn;}}{\text{see Figure 6}} = \frac{5 \text{ V}}{10 \text{ V}} = \frac{33 \text{ ns} + (0.55 \text{ ns/pF})\text{C}_L}{10 \text{ V}} - \frac{60}{30} = \frac{120}{60} \text{ ns} $ $ \frac{10 \text{ V}}{19 \text{ ns} + (0.23 \text{ ns/pF})\text{C}_L} - \frac{25}{30} = \frac{60}{60} = \frac{120}{30} \text{ ns} $ $ \frac{15 \text{ V}}{17 \text{ ns} + (0.16 \text{ ns/pF})\text{C}_L} - \frac{25}{50} = \frac{50}{30} = \frac{120}{30} = $			see <u>Figure 6</u>	10 V	29 ns + (0.23 ns/pF)C <sub>L</sub>	-	40	80	ns
				15 V	22 ns + (0.16 ns/pF)C <sub>L</sub>	-	30	60	ns
$t_{THL} \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$				5 V	33 ns + (0.55 ns/pF)C <sub>L</sub>	-	60	120	ns
$ \begin{array}{c} t_{THL} \\ t_{THL} $			see <u>Figure 6</u>	10 V	19 ns + (0.23 ns/pF)C <sub>L</sub>	-	30	60	ns
				15 V	17 ns + (0.16 ns/pF)C <sub>L</sub>	-	25	50	ns
	t <sub>THL</sub>	•	see Figure 6	5 V	10 ns + (1.00 ns/pF)C <sub>L</sub>	-	60	120	ns
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		transition time		10 V	9 ns + (0.42 ns/pF)C <sub>L</sub>	-	30	110 80 320 140 100 210 80 60 120 60 50 120 60 40 50 32 26 - - - - -	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				15 V	6 ns + (0.28 ns/pF)C <sub>L</sub>	-	20	40	ns
$t_{su}  \text{set-up time}  \begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>TLH</sub>	·	see Figure 6	5 V	20 ns + (1.00 ns/pF)C <sub>L</sub>	-	25	50	ns
		transition time		10 V	13 ns + (0.06 ns/pF)C <sub>L</sub>	-	16	32	ns
				15 V	10 ns + (0.06 ns/pF)C <sub>L</sub>	-	13	26	ns
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t <sub>su</sub>	set-up time	•	5 V		50	25	-	ns
$\begin{array}{cccccccccccccccccccccccccccccccccccc$			see <u>Figure 7</u>	10 V		25	12	-	ns
see Figure 7     10 V     30     15     -     ns       15 V     25     12     -     ns       t <sub>W</sub> pulse width     LE input LOW; minimum width; see Figure 7     5 V     80     40     -     ns       10 V     40     20     -     ns				15 V		20	9	-	ns
15 V 25 12 - ns  tw pulse width LE input LOW; 5 V 80 40 - ns minimum width; see Figure 7	t <sub>h</sub>	hold time		5 V		60	30	-	ns
t <sub>W</sub> pulse width LE input LOW; 5 V 80 40 - ns minimum width; see Figure 7			see <u>Figure 7</u>	10 V		30	15	-	ns
minimum width; 10 V 40 20 - ns				15 V		25	12	-	ns
see Figure 7	t <sub>W</sub>	pulse width	•	5 V		80	40	-	ns
15 V 35 17 - ns				10 V		40	20	-	ns
			see <u>rigule /</u>	15 V		35	17	-	ns

<sup>[1]</sup> The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown ( $C_L$  in pF).


Table 9. Dynamic power dissipation P<sub>D</sub>

 $P_D$  can be calculated from the formulas shown.  $V_{SS} = 0$  V;  $t_r = t_f \le 20$  ns;  $T_{amb} = 25$  °C.

Symbol	Parameter	$V_{DD}$	Typical formula for P <sub>D</sub> (μW)	where:	
$P_D$	dynamic power	5 V	$P_D = 1000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f <sub>i</sub> = input frequency in MHz;	
	dissipation	10 V	$P_D = 4000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f <sub>o</sub> = output frequency in MHz;	
		15 V $P_D = 10000 \times f_i + \Sigma(f_o \times C_L) \times V$		$C_L$ = output load capacitance in pF;	
					$V_{DD}$ = supply voltage in V;
				$\Sigma(f_0 \times C_L)$ = sum of the outputs.	

### BCD to 7-segment latch/decoder/driver

# 11. Waveforms



### BCD to 7-segment latch/decoder/driver






Fig 7. Waveforms showing minimum LE pulse width, set-up, and hold time for Dn to LE

### BCD to 7-segment latch/decoder/driver



### a. Input waveforms



### b. Test circuit

Test data is given in <u>Table 10</u>.

Definitions for test circuit:

DUT = Device Under Test.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.

 $R_T$  = Termination resistance should be equal to output impedance  $Z_0$  of the pulse generator.

Fig 8. Test circuit for measuring switching times

Table 10. Measurement points and test data

Supply voltage	Input	iput								
	V <sub>I</sub>	V <sub>M</sub>	t <sub>r</sub> , t <sub>f</sub>	CL						
5 V to 15 V	$V_{DD}$	0.5V <sub>I</sub>	≤ 20 ns	50 pF						

### BCD to 7-segment latch/decoder/driver

# 12. Application information

- Driving LED displays
- · Driving incandescent displays
- Driving fluorescent displays
- Driving LCD displays
- Driving gas discharge displays




Fig 9. Connection to common cathode LED display readout





Fig 10. Connection to common anode LED display readout



(1) A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.

Fig 11. Connection to incandescent display readout





Fig 12. Connection to fluorescent display readout

### BCD to 7-segment latch/decoder/driver




### BCD to 7-segment latch/decoder/driver

# 13. Package outline

### DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



	UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
	mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
i	nches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

### Note

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


OUTLINE VERSION	REFERENCES			EUROPEAN	ISSUE DATE	
	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT38-4						<del>95-01-14</del> 03-02-13

Fig 15. Package outline SOT38-4 (DIP16)

HEF4511

### SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012				<del>99-12-27</del> 03-02-19

Fig 16. Package outline SOT109-1 (SO16)

HEF4511E

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

# BCD to 7-segment latch/decoder/driver

# 14. Revision history

### Table 11. Revision history

Release date	Data sheet status	Change notice	Supersedes
20111111	Product data sheet	-	HEF4511B v.6
<ul> <li>Section Appl</li> </ul>	ications removed		
• Table 6: I <sub>OH</sub> r	minimum values changed to m	aximum	
20091207	Product data sheet	-	HEF4511B v.5
20090813	Product data sheet	-	HEF4511B v.4
20090305	Product data sheet	-	HEF4511B_CNV v.3
19950101	Product specification	-	HEF4511B_CNV v.2
19950101	Product specification	-	-
	20111111  • Section Appl • <u>Table 6</u> : I <sub>OH</sub> I 20091207 20090813 20090305 19950101	20111111 Product data sheet  • Section Applications removed  • Table 6: I <sub>OH</sub> minimum values changed to m 20091207 Product data sheet 20090813 Product data sheet 20090305 Product data sheet 19950101 Product specification	20111111 Product data sheet -  • Section Applications removed  • Table 6: I <sub>OH</sub> minimum values changed to maximum  20091207 Product data sheet -  20090813 Product data sheet -  20090305 Product data sheet -  19950101 Product specification -

### BCD to 7-segment latch/decoder/driver

# 15. Legal information

### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HEF4511B

### BCD to 7-segment latch/decoder/driver

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**HEF4511B NXP Semiconductors** 

### BCD to 7-segment latch/decoder/driver

# 17. Contents

1	General description
2	Features and benefits
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 4
5.1	Pinning
5.2	Pin description 4
6	Functional description 5
7	Limiting values 6
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics 8
11	Waveforms
12	Application information
13	Package outline 15
14	Revision history 17
15	Legal information
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks19
16	Contact information 19
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.