

S HGTP12N60C3,HGT1S12N60C3, HGT1S12N60C3S

January 1997

24A, 600V, UFS Series N-Channel IGBTs

Features

- 24A, 600V at T_C = 25°C
- · 600V Switching SOA Capability
- · Short Circuit Rating
- · Low Conduction Loss

Ordering Information

PART NUMBER	PACKAGE	BRAND		
HGTP12N60C3	TO-220 A B	P12N60C3		
HGT1S12N60C3	TO-262 AA	S12N60C3		
HGT1S12N60C3S	TO-263AB	S12N60C3		

NOTE: When ordering, use the entire part number. Add the suffix 9A to obtain the TO-263AB variant in Tape and Reel, i.e., HGT1S12N60C3S9A.

Formerly Developmental Type TA49123.


Description

The HGTP12N60C3, HGT1S12N60C3 and HGT1S12N60C3S are MOS gated high voltage switching devices combining the best features of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C.

The IGBT is ideal for many high voltage switching applications operating at moderate frequencies where low conduction losses are essential, such as: AC and DC motor controls, power supplies and drivers for solenoids, relays and contactors.


Terminal Diagram

N-CHANNEL ENHANCEMENT MODE




Packaging


JEDEC TO-220AB



JEDEC TO-262AA



JEDEC TO-263AB



HARRIS SEMICONDUCTOR IGBT PRODUCT IS COVERED BY ONE OR MORE OF THE FOLLOWING U.S. PATENTS:

4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,567,64 1
4,587,713	4,598,461	4,605,948	4,618,872	4,620,211	4,631,564	4,639,754	4,639,762
4,641,162	4,644,637	4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690
4,794,432	4,801,986	4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606
4,860,080	4,883,767	4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951
4,969,027							

HGTP12N60C3, HGT1S12N60C3, HGT1S12N60C3S

Absolute Maximum Ratings $T_C = 25^{o}C$, Unless Otherwise Specified

	HGTP12N60C3, HGT1S12N60C3,	
	HGT1S12N60C3S	UNITS
Collector-Emitter Voltage	600	V
Collector Current Continuous		
At $T_C = 25^{\circ}C$	24	Α
At $T_C = 110^{\circ}C$	12	Α
Collector Current Pulsed (Note 1)	96	Α
Gate-Emitter Voltage ContinuousV _{GES}	±20	V
Gate-Emitter Voltage Pulsed	±30	V
Switching Safe Operating Area at T _J = 150°C, Figure 14	24A at 600V	
Power Dissipation Total at T _C = 25°C	1 04	W
Power Dissipation Derating T _C > 25 ^o C	0.83	W/oC
Reverse Voltage Avalanche Energy E _{ARV}	100	mJ
Operating and Storage Junction Temperature Range	-40 to 1 50	°C
Maximum Lead Temperature for Soldering	260	°C
Short Circuit Withstand Time (Note 2) at V _{GE} = 15V	4	μs
Short Circuit Withstand Time (Note 2) at V _{GE} = 10V	13	μs
NOTES:		


- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. $V_{CE(PK)} = 360V$, $T_J = 125^{o}C$, $R_{GE} = 25\Omega$.


Electrical Specifications $T_C = 25^{o}C$, Unless Otherwise Specified


PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Collector-Emitter Breakdown Voltage	BV _{CES}	$I_C = 250 \mu A, V_{GE} = 0 V$		600	-	-	V
Emitter-Collector Breakdown Voltage	BV _{ECS}	$I_C = 10$ mA, $V_{GE} = 0$ V		24	30	-	٧
Collector-Emitter Leakage Current	I _{CES}	V _{CE} = BV _{CES}	$T_C = 25^{\circ}C$	-	-	250	μΑ
		V _{CE} = BV _{CES}	T _C = 1 50 ^o C	-	-	1.0	mA
Collector-Emitter Saturation Voltage	V _{CE(SAT)}	$I_{C} = I_{C110},$ $V_{GE} = 15V$	$T_C = 25^{\circ}C$	-	1.65	2.0	٧
			T _C = 1 50°C	-	1.85	2.2	٧
Gate-Emitter Threshold Voltage	V _{GE(TH)}	I _C = 250μ A , V _{CE} = V _{GE}	$T_{\rm C} = 25^{\rm o}{\rm C}$	3.0	5.0	6.0	V
Gate-Emitter Leakage Current	I _{GES}	$V_{GE} = \pm 20V$		-	-	±1 00	nA
Switching SOA	SSOA	$\begin{split} T_J &= 150^o \text{C} \\ R_G &= 25\Omega \\ V_{GE} &= 15V \\ L &= 100 \mu H \end{split}$	$V_{CE(PK)} = 480V$	80	-	-	Α
			$V_{CE(PK)} = 600V$	24	-	-	А
Gate-Emitter Plateau Voltage	V_{GEP}	$I_{C} = I_{C110}, V_{CE} = 0.5 \text{ BV}_{CES}$		Ξ	7.6	-	٧
On-State Gate Charge	Q _{G(ON)}	$I_{C} = I_{C110},$ $V_{CE} = 0.5 \text{BV}_{CES}$	V _{GE} = 15V	-	48	55	nC
			V _{GE} = 20V	-	62	71	nC
Current Turn-On Delay Time	t _{D(ON)I}	$T_{J} = 150^{\circ}\text{C},$ $I_{CE} = I_{C110},$ $V_{CE(PK)} = 0.8 \text{ BV}_{CES},$ $V_{GE} = 15V,$ $R_{G} = 25\Omega,$ $L = 100\mu\text{H}$		-	14	-	ns
Current Rise Time	t _{RI}			-	16	-	ns
Current Turn-Off Delay Time	^t D(OFF)I			-	270	400	ns
Current Fall Time	t _{FI}			-	210	275	ns
Tum-On Energy	E _{ON}			-	380	-	μJ
Tum-Off Energy (Note 3)	E _{OFF}			-	900	-	μJ
Thermal Resistance	R _{eJC}			-	-	1.2	°C/W

NOTE:

^{3.} Tum-Off Energy Loss (E_{OFF}) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I_{CE} = 0A). The HGTP12N60C3, HGT1S12N60C3 and HGT1S12N60C3S were tested per JEDEC standard No. 24-1 Method for Measurement of Power Device Tum-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss. Turn-On losses include diode losses.











FIGURE 14. SWITCHING SAFE OPERATING AREA






FIGURE 15. CAPACITANCE AS A FUNCTION OF COLLECTOR-EMITTER VOLTAGE

FIGURE 16. GATE CHARGE WAVEFORMS




FIGURE 17. IGBT NORMALIZED TRANSIENT THERMAL IMPEDANCE, JUNCTION TO CASE

Test Circuit and Waveform




FIGURE 18. INDUCTIVE SWITCHING TEST CIRCUIT




FIGURE 19. SWITCHING TEST WAVEFORMS

Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means - for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V_{GEM}. Exceeding the rated V_{GE} can result in permanent damage to the oxide layer in the gate region.
- 6. Gate Termination The gates of these devices are essentially capacitors. Circuits that leave the gate open-circuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. **Gate Protection** These devices do not have an internal monolithic zener diode from gate to emitter. If gate protection is required an external zener is recommended.

ECCOSORBD™ is a Trademark of Emerson and Cumming, Inc.

Operating Frequency Information

Operating frequency information for a typical device Figure 13) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current (I_{CE}) plots are possible using the information shown for a typical unit in Figures 4, 7, 8, 11 and 12. The operating frequency plot (Figure 13) of a typical device shows f_{MAX1} or f_{MAX2} whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 f_{MAX1} is defined by $f_{MAX1}=0.05/(t_{D(OFF)|}+t_{D(ON)|}).$ Deadtime (the denominator) has been arbitrarily held to 10% of the on- state time for a 50% duty factor. Other definitions are possible. $t_{D(OFF)|}$ and $t_{D(ON)|}$ are defined in Figure 19. Device turn-off delay can establish an additional frequency limiting condition for an application other than $T_{JMAX},$ $t_{D(OFF)|}$ is important when controlling output ripple under a lightly loaded condition.

 f_{MAX2} is defined by $f_{MAX2}=(P_D-P_C)/(E_{OFF}+E_{ON}).$ The allowable dissipation (P_D) is defined by $P_D=(T_{JMAX}-T_C)/R_{\theta JC}.$ The sum of device switching and conduction losses must not exceed $P_D.$ A 50% duty factor was used (Figure 13) and the conduction losses (P_C) are approximated by $P_C=(V_{CE}\times I_{CE})/2.$

 E_{ON} and E_{OFF} are defined in the switching waveforms shown in Figure 19. E_{ON} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-on and E_{OFF} is the integral of the instantaneous power loss ($I_{CE} \times V_{CE}$) during turn-off. All tail losses are included in the calculation for E_{OFF} ; i.e. the collector current equals zero ($I_{CF} = 0$).