

HM67832SH Series

32,768-word × 8-bit High Speed Static Random Access Memory

Features

- 32,768 words × 8 bits organization
- Directly TTL compatible input and output
- 0.8 μm Hi-BiCMOS process
- +5 V single power supply
- Completely static memory: No clock or timing strobe required
- Low power dissipation (DC) operating: 400 mW typ
- Super fast access time: 10/12 ns (max)

Ordering Information


Type No.	Access time	Package
HM67832SHJP-10*	10 ns	300 mil 28 pin plastic SOJ (CP-28DN)
HM67832SHJP-12*	12 ns	

*Organization: 32k × 8

Pin Description

Pin name	Function
A0–A14	Address input
I/O1–I/O8	Data input/output
WE	Write enable
CS	Chip select
OE	Output enable
V _{SS}	Ground
V _{CC}	Power supply


Pin Arrangement



4496203 0024728 402

HITACHI

Block Diagram



2

Function Table

Input

CS	WE	OE	Output	Mode	V _{CC} current	Reference cycle
H	X	X	High Z	Not selected	I _{SB} , I _{SB1}	—
L	H	H	High Z	Output disable	I _{CC1}	—
L	H	L	Data out	Read	I _{CC1}	Read cycle 1, 2, 3
L	L	H	Data in	Write	I _{CC1}	Write cycle 1, 2, 3, 4
L	L	L	Data in	Write	I _{CC1}	Write cycle 5, 6

4496203 0024729 349

HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2-15

HM67832SH Series

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage with respect to V_{SS}	V_{CC}	-0.5 to +7.0	V
Voltage on any pin with respect to V_{SS}	V_T	-0.5 to $V_{CC} + 0.5$	V
Power dissipation	P_T	1.0	W
Operating temperature range	T_{opr}	0 to +70	°C
Storage temperature range (with bias)	$T_{stg(bias)}$	-10 to +85	°C
Storage temperature range	T_{stg}	-55 to +125	°C

For the DC and AC specifications shown in these tables, this device was tested under a minimum transverse air flow exceeding 500 linear feet per minute.

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0.0	0.0	0.0	V
Input high voltage	V_{IH}	2.2	—	$V_{CC} + 0.5$	V
Input low voltage	V_{IL}	-3.0 ¹	—	0.8	V

Note: 1. Pulse width 10 ns, DC: -0.5 V

4496203 0024730 060

HITACHI

DC Characteristics ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_a = 0 \text{ to } +70^\circ\text{C}$)

HM67832SH								
Parameter	Symbol	-10			-12			Unit
		Min	Typ	Max	Min	Typ	Max	
Input leakage current	$ I_{IL} $	—	—	2	—	—	2	μA
Output leakage current	$ I_{LO} $	—	—	10	—	—	10	μA
Average operating current	I_{CC1}	—	150	200	—	140	195	mA
Standby power supply current	I_{SB}	—	—	40	—	—	40	mA
	I_{SB1}	—	—	30	—	—	30	mA
Output low voltage	V_{OL}	—	—	0.4	—	—	0.4	V
Output high voltage	V_{OH}	2.4	—	—	2.4	—	—	V

Note: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$, $T_a = 25^\circ\text{C}$, and specified loading.

Capacitance ($T_a = 25^\circ\text{C}$, $f = 1 \text{ MHz}$)

Parameter	Symbol	Max	Unit	Test condition
Input capacitance	C_{in}^{*1}	6	pF	$V_{in} = 0 \text{ V}$
Input/output capacitance	$C_{I/O}^{*1}$	10	pF	$V_{I/O} = 0 \text{ V}$


Note: 1. This parameter is sampled and has not been 100% tested.

HM67832SH Series

AC Characteristics ($V_{CC} = 5\text{ V} \pm 10\%$, $T_a = 0\text{ to }+70^\circ\text{C}$, unless otherwise noted)

Test conditions

- Input pulse levels: V_{SS} to 3.0 V
- Input timing reference levels: 1.5 V
- Output load: See figure
- Input rise and fall time: 4 ns
- Output reference level: 1.5 V



Read Cycle

		HM67832SH				
		-10		-12		
Parameter	Symbol	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	10	—	12	—	ns
Address access time	t _{AA}	—	10	—	12	ns
Chip select access time	t _{ACS}	—	10	—	12	ns
Chip selection to output low Z	t _{LZ} *1, *2	3	—	3	—	ns
Output enable to output valid	t _{OE}	—	5	—	6	ns
Output enable to output low Z	t _{OLZ} *1, *2	0	—	0	—	ns
Chip deselection to output high Z	t _{HZ} *1, *2	0	5	0	5	ns
Output hold from address change	t _{OH}	3	—	3	—	ns

- Notes: 1. This parameter is sampled and has not been 100% tested.
 2. Transition is measured $\pm 200\text{ mV}$ from steady state voltage with loading specified in Load (B).

4496203 0024732 933

HITACHI

2-18

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

Write Cycle

		HM67832SH				
Parameter	Symbol	-10		-12		Unit
		Min	Max	Min	Max	
Write cycle time	t _{WC} ^{*1}	10	—	12	—	ns
Chip selection to end of write	t _{CW}	8	—	9	—	ns
Address valid to end of write	t _{AW}	10	—	11	—	ns
Address setup time	t _{AS}	0	—	0	—	ns
Write pulse width	t _{WP}	8	—	9	—	ns
Write recovery time	t _{WR}	0	—	0	—	ns
Data valid to end of write	t _{DW}	6	—	6	—	ns
Data hold time	t _{DH}	0	—	0	—	ns
Write enable to output high Z	t _{WZ} ^{*2, *3}	0	5	0	6	ns
Output disable to output high Z	t _{OHZ} ^{*2, *3}	0	6	0	6	ns
Output active from end of write	t _{OW} ^{*2, *3}	3	—	3	—	ns

- Notes: 1. All write cycle timings are referenced from the last valid address to the first changing address.
 2. This parameter is sampled and has not been 100% tested.
 3. Transition is measured ± 200 mV from steady state voltage with specified loading in Load (B).

4496203 0024733 87T

HITACHI


Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2-19


HM67832SH Series

Timing Waveforms

Read Cycle 1




Read Cycle 2



4496203 0024734 706


HITACHI

Read Cycle 3



2

Write Cycle 1 ($\overline{OE} = H$, $\overline{WE}$ Controlled)



4496203 0024735 642


HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2-21


HM67832SH Series

Write Cycle 2 ($\overline{OE} = H$, $\overline{CS}$ Controlled)



Note: 1. A write occurs during the overlap of a low $\overline{CS}$ and a low $\overline{WE}$ (t_{WP}).

Write Cycle 3 ($\overline{OE}$ = clocked, $\overline{WE}$ controlled)




Notes: 1. A write occurs during the overlap of a low $\overline{CS}$ and a low $\overline{WE}$ (t_{WP}).
2. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.


4496203 0024736 589

HITACHI

Write Cycle 4 ($\overline{OE}$ = clocked, $\overline{CS}$ controlled)




Write Cycle 5 ($\overline{OE}$ = L, $\overline{WE}$ controlled)



HM67832SH Series

Write Cycle 6 ($\overline{OE} = L$, $\overline{CS}$ controlled)



- Notes:
1. A write occurs during the overlap of a low $\overline{CS}$ and a low $\overline{WE}$ (t_{WP}).
 2. If the $\overline{CS}$ low transition occurs after the $\overline{WE}$ low transition, output remain in a high impedance state.

4496203 0024738 351

HITACHI

2-24

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300