IS27C512

ISSI

65,536 x 8 CMOS EPROM

FEATURES

- Fast access time: 90 ns
- JEDEC-approved pinout
- High-speed write programming
  — Typically less than eight seconds
- ±10% power supply tolerance available
- Both CMOS and TTL compatible input and output
- Two line control functions
- Versions available in industrial and commercial temperature ranges

DESCRIPTION

The *ISSI* IS27C512 is an 512K-bit CMOS (64K-word by 8-bit) Ultraviolet Erasable CMOS Programmable Read-Only Memory. It requires only a single 5V power supply in normal read mode operation. Any byte can be access in less than 90 ns. The IS27C512 offers separate Output Enable ($\overline{OE}$) and Chip Enable ($\overline{CE}$) controls, thus eliminating bus contention in a multiple bus microprocessor system.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

The IS27C512 supports *ISSI*'s write programming algorithm. Programming time is typically only 100 μs per byte.

This product is available in ceramic windowed DIP as well as One-Time Programmable (OTP) PDIP, PLCC, and TSOP packages over commercial and industrial temperature ranges.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATIONS
28-Pin DIP

A15	1 ●	28	VCC
A12	2	27	A14
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	$\overline{OE}$ ($\overline{G}$)/VPP
A2	8	21	A10
A1	9	20	$\overline{CE}$ ($\overline{E}$)
A0	10	19	DQ7
DQ0	11	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
GND	14	15	DQ3

PIN DESCRIPTIONS

A0-A15	Address Inputs
$\overline{CE}$ ($\overline{E}$)	Chip Enable Input
DQ0-DQ7	Data Inputs/Outputs
$\overline{OE}$ ($\overline{G}$)/VPP	Output Enable Input / Program Voltage Input
Vcc	Power Supply Voltage
GND	Ground
NC	No Internal Connection

32-Pin PLCC

INDEX ▲

Top pins (left to right): A7 (4), A12 (3), A15 (2), NC (1), VCC (32), A14 (31), A13 (30)

A6	5	29	A8
A5	6	28	A9
A4	7	27	A11
A3	8	26	NC
A2	9	25	$\overline{OE}$ ($\overline{G}$)/VPP
A1	10	24	A10
A0	11	23	$\overline{CE}$ ($\overline{E}$)
NC	12	22	DQ7
DQ0	13	21	DQ6

Bottom pins (left to right): DQ1 (14), DQ2 (15), GND (16), NC (17), DQ3 (18), DQ4 (19), DQ5 (20)

28-Pin TSOP

$\overline{OE}$ ($\overline{G}$)/VPP	22	21	A10
A11	23	20	$\overline{CE}$ ($\overline{E}$)
A9	24	19	DQ7
A8	25	18	DQ6
A13	26	17	DQ5
A14	27	16	DQ4
VCC	28	15	DQ3
A15	1 ●	14	GND
A12	2	13	DQ2
A7	3	12	DQ1
A6	4	11	DQ0
A5	5	10	A0
A4	6	9	A1
A3	7	8	A2

IS27C512
Standard Pinout

FUNCTIONAL DESCRIPTION

Erasing the IS27C512

In order to clear all locations of their programmed contents, it is necessary to expose the IS27C512 to an ultraviolet light source. A dosage of 15W sec/cm^2 is required to completely erase the IS27C512. This dosage can be obtained by exposure to an ultraviolet lamp-wavelength of 2537 Angstroms (Å)—with intensity of 12,000 μW/cm^2 for 15 to 20 minutes. The IS27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the IS27C512, and similar devices, will erase with light sources having wavelengths shorter than 4000Å. The exposure to fluorescent light and sunlight will eventually erase the IS27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the IS27C512

Upon delivery, or after each erasure, the IS27C512 has 524,288 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the IS27C512 through the procedure of programming.

The programming mode is entered when 12.75 ± 0.25V is applied to the $\overline{OE}$/V$_{PP}$ pin, V$_{CC}$ = 6.25V and $\overline{CE}$ is at V$_{IL}$. For programming, the data to be programmed is applied eight bits in parallel to the data output pins.

The write programming algorithm reduces programming time by using 100 μs programming pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The write programming algorithm programs and verifies at V$_{CC}$ = 6.25V and $\overline{OE}$/V$_{PP}$ = 12.75V. After the final address is completed, all byte are compared to the original data with V$_{CC}$ = 5.25V.

Program Inhibit

Programming of multiple IS27C512s in parallel with different data is also easily accomplished. Except for $\overline{CE}$, all like inputs of the parallel IS27C512 may be common. A TTL low-level program pulse applied to an IS27C512 $\overline{CE}$ input with $\overline{OE}$/V$_{PP}$ = 12.75 ± 0.25V will program that IS27C512. A high-level $\overline{CE}$ input inhibits the other IS27C512 from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with $\overline{CE}$ at V$_{IL}$ and $\overline{OE}$/V$_{PP}$ at V$_{IL}$.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the IS27C512.

To activate this mode, the programming equipment must force 12.0 ± 0.5V on address line A9 of the IS27C512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V$_{IL}$ to V$_{IH}$. All other address lines must be held at V$_{IL}$ during auto select mode.

Byte 0 (A0 = V$_{IL}$) represents the manufacturer code, and byte 1 (A0 = V$_{IH}$), the device identifier code. For the IS27C512, these two identifier bytes are given in the Mode Select table. All identifiers manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

Read Mode

The IS27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{CE}$) is the power control and should be used for device selection. Assuming that addresses are stable, address access time (t$_{ACC}$) is equal to the delay from $\overline{CE}$ to output (t$_{CE}$). Output Enable ($\overline{OE}$) is the output control and should be used to get data to the output pins, independent of device selection. Data is available at the outputs t$_{OE}$ after the falling edge of $\overline{OE}$ assuming that $\overline{CE}$ has been LOW and addresses have been stable for at least t$_{ACC}$ − t$_{OE}$.

Standby Mode

The IS27C512 has a standby mode which reduces the maximum V$_{CC}$ active current. It is placed in standby mode when $\overline{CE}$ is at V$_{IH}$. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The IS27C512 is specified with 50% of the address lines toggling at 5 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current.

IS27C512

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that $\overline{CE}$ be decoded and used as the primary device-selecting function, while $\overline{OE}/V_{PP}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device at a minimum, a 0.1 µF ceramic capacitor (high-frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 µF bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

TRUTH TABLE[1,2,4]

Mode		$\overline{CE}$	$\overline{OE}/V_{PP}$	A0	A9	Outputs
Read		V_{IL}	V_{IL}	X	X	D_{OUT}
Output Disable		X	V_{IH}	X	X	Hi-Z
Standby		V_{IH}	X	X	X	Hi-Z
Program		V_{IL}	V_{PP}	X	X	D_{IN}
Program Verify		V_{IL}	V_{IL}	X	X	D_{OUT}
Program Inhibit		V_{IH}	V_{PP}	X	X	Hi-Z
Auto Select[3,5]	Manufacturer Code	V_{IL}	V_{IL}	V_{IL}	V_H	D5H
	Device Code	V_{IL}	V_{IL}	V_{IH}	V_H	91H

Notes:
1. $V_H = 12.0V \pm 0.5V$.
2. X = Either V_{IH} or V_{IL}.
3. A1-A8 = A10-A15 = V_{IL}.
4. See DC Programming Characteristics for V_{PP} voltage during programming.
5. The IS27C512 can use the same write algorithm during program as other IS27C512 or IS27512 devices.

LOGIC SYMBOL

ABSOLUTE MAXIMUM RATINGS[1]

Symbol	Parameter		Value	Unit
V$_{TERM}$	Terminal Voltage with Respect to GND			
	All pins except A9 and V$_{PP}$		−0.6 to V$_{CC}$ + 0.5[2]	V
		V$_{PP}$	V$_{CC}$ − 0.3 to 13.5[2,3]	V
		A9	−0.6 to 13.5[2,3]	V
		V$_{CC}$	−0.6 to 7.0[2]	V
T$_A$	Ambient Temperature with Power Applied		−65 to +125	°C
T$_{STG}$	Storage Temperature (OTP)		−65 to +125	°C
T$_{STG}$	Storage Temperature (All others)		−65 to +150	°C

Notes:
1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Minimum DC input voltage is −0.5V. During transitions, inputs may undershoot to −2.0V for periods less than 10 ns. Maximum DC voltage on output pins is V$_{CC}$ + 0.5V which may overshoot to V$_{CC}$ + 2.0V for periods less than 10 ns.
3. Maximum DC voltage on A9 or V$_{PP}$ may overshoot to +13.5V for periods less than 10 ns.

OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%
Industrial[1]	−40°C to +85°C	5V ± 10%

Note:
1. Operating ranges define those limits between which the functionally of the device is guaranteed.

DC ELECTRICAL CHARACTERISTICS[1,2,3] (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V$_{OH}$	Output HIGH Voltage	V$_{CC}$ = Min., I$_{OH}$ = −400 μA	2.4	—	V
V$_{OL}$	Output LOW Voltage	V$_{CC}$ = Min., I$_{OL}$ = 2.1 mA	—	0.45	V
V$_{IH}$	Input HIGH Voltage[4]		2.0	V$_{CC}$ + 0.5	V
V$_{IL}$	Input LOW Voltage[4]		−0.3	0.8	V
I$_{LI}$	Input Load Current	V$_{IN}$ = 0V to +V$_{CC}$	—	5.0	μA
I$_{LO}$	Output Leakage Current	V$_{OUT}$ = 0V to +V$_{CC}$	—	10	μA

Notes:
1. Vcc must be applied simultaneously or before V$_{PP}$ and removed simultaneously or after V$_{PP}$. Never try to force V$_{PP}$ LOW to 1V below Vcc. Manufacturer suggests to tie V$_{PP}$ and Vcc together during the READ operation.
2. **Caution:** the IS27C512 must not be removed from (or inserted into) a socket when Vcc or V$_{PP}$ is applied.
3. Minimum DC input voltage is −0.5V. During transitions, the inputs may undershoot to −2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.
4. Tested under static DC conditions.

POWER SUPPLY CHARACTERISTICS[1,2,4] (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
I_{CC1}	Vcc Operating Supply Current[3]	Vcc = Max., $\overline{CE}$ = VIL I_{OUT} = 0 mA, f = 5 MHz (Open outputs)	Commercial Industrial	— —	30 30	mA
I_{CCQ0}	Vcc CMOS Standby Quiescent Current	$\overline{CE}$ ≥ Vcc – 0.3V All pins ≥ Vcc – 0.3V or ≤ 0.3V (All inputs fixed, no switching)		—	100	μA
I_{CCSB0}	Vcc CMOS Standby Current	$\overline{CE}$ ≥ Vcc – 0.3V All pins ≥ Vcc –0.3V or ≤ 0.3V toggling f ≤ 5 MHz		—	1	mA
I_{CCSB1}	Vcc TTL Standby Current	$\overline{CE}$ ≥ VIH All pins = VIH or VIL (TTL level) toggling f ≤ 5 MHz		—	2	mA

Notes:
1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP. Never try to force VPP LOW to 1V below Vcc. Manufacturer suggests to tie VPP and Vcc together during the READ operation.
2. **Caution:** the IS27C512 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
3. Icc1 is tested with $\overline{OE}$/VPP = VIH to simulate open outputs.
4. Minimum DC input voltage is –0.5V. During transitions, the inputs may undershoot to –2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.

CAPACITANCE[1,2,3]

| Symbol	Parameter	Conditions	DIP		PLCC/TSOP		Unit
			Typ.	Max.	Typ.	Max.	
C_{IN}	Input Capacitance	VIN = 0V	6	10	6	9	pF
C_{OUT}	Output Capacitance	VOUT = 0V	8	12	6	9	pF
$C_{IN}\overline{OE}$/VPP	$\overline{OE}$/VPP Capacitance	$\overline{OE}$/VPP = 0V	12	15	12	15	pF

Notes:
1. Typical values are for nominal supply voltage.
2. This parameter is only sampled, but not 100% tested.
3. Test conditions: TA = 25°C, f = 1 MHz.

SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORM

Notes:
AC Testing:
1. Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0".
2. Input pulse rise and fall times are < 20ns.

SWITCHING CHARACTERISTICS[1,2,3,4] (Over Operating Range)

JEDEC Symbol	Std. Symbol	Parameter	Test Conditions	-90 Min.	-90 Max.	-12 Min.	-12 Max.	-15 Min.	-15 Max.	Unit
t_{AVQA}	t_{ACC}	Address to Output Delay	$\overline{CE} = \overline{OE} = V_{IL}$ $C_L = C_{L1}$	—	90	—	120	—	150	ns
t_{ELQV}	t_{CE}	Chip Enable to Output Delay	$\overline{OE} = V_{IL}$ $C_L = C_{L1}$	—	90	—	120	—	150	ns
t_{GLQV}	t_{OE}	Output Enable to Output Delay	$\overline{CE} = V_{IL}$ $C_L = C_{L1}$	—	45	—	50	—	65	ns
t_{EHOZ}, t_{GHQZ}	t_{DF}[2]	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float	$C_L = C_{L2}$	0	30	0	35	0	35	ns
t_{AVOX}	t_{OH}	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ whichever occured first		0	—	0	—	0	—	ns

Notes:
1. V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
2. This parameter is only sampled, not 100% tested.
3. **Caution:** The IS27C512 must not be removed from (or inserted into) a socket or board when V_{PP} or V_{CC} applied.
4. Output Load: 1 TTL gate and C_L = 100 pF.
   Input Rise and Fall times: 20 ns.
   Input Pulse Levels: 0.45 to 2.4V.
   Timing Measurement Reference Level: 0.8V to 2.0V for inputs and outputs.

SWITCHING WAVEFORMS

Notes:
1. $\overline{OE}$ may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of $\overline{CE}$ without impact on t_{ACC}.
2. t_{DF} is specified from $\overline{OE}$ or $\overline{CE}$, whichever occurs first.

DC PROGRAMMING CHARACTERISTICS[1,2,3] (T_A = +25°C ± 5°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
V_{OH}	Output HIGH Voltage During Verify	I_{OH} = –400 µA	2.4	—	V
V_{OL}	Output LOW Voltage During Verify	I_{OL} = 2.1 mA	—	0.45	V
V_{IH}	Input HIGH Voltage		2.0	V_{CC} + 0.5	V
V_{IL}	Input LOW Voltage (All Inputs)		–0.3	0.8	V
V_H	A9 Auto Select Voltage		11.5	12.5	V
I_{LI}	Input Current (All Inputs)	V_{IN} = V_{IL} or V_{IH}	—	10.0	µA
I_{CC}	Vcc Supply Current (Program & Verify)		—	50	mA
I_{PP}	V_{PP} Supply Current	$\overline{CE}$ = V_{IL}, $\overline{OE}$ = V_{IH}	—	30	mA
V_{CC}	Supply Voltage		6.0	6.5	V
V_{PP}	Programming Voltage		12.5	13.0	V

SWITCH PROGRAMMING CHARACTERISTICS[1,2,3] (T_A = +25°C ± 5°C)

| JEDEC Symbol	Std. Symbol	Parameter	Min.	Max.	Unit
t_{AVEL}	t_{AS}	Address Setup Time	2	—	µs
t_{EHGL}	t_{OEH}	$\overline{OE}$/V_{PP} Hold Time	2	—	µs
t_{DVEL}	t_{DS}	Data Setup Time	2	—	µs
t_{GHAX}	t_{AH}	Address Hold Time	0	—	µs
t_{EHDX}	t_{DH}	Data Hold Time	2	—	µs
t_{EHQZ}	t_{DFP}	$\overline{CE}$ HIGH to Output Float Delay	0	130	ns
t_{VPS}	t_{VPS}	V_{PP} Setup Time	2	—	µs
t_{ELEH1}	t_{PW}	$\overline{CE}$ Program Pulse Width	95	105	µs
t_{VCS}	t_{VCS}	Vcc Setup Time	2	—	µs
t_{GLEL}	t_{VR}	$\overline{OE}$/V_{PP} Recovery Time	2	—	µs
t_{ELQV}	t_{DV}	Data Valid from $\overline{CE}$	—	150	ns

Notes:
1. Vcc must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
2. When programming IS27C512, a 0.1 µF capacitor is required across V_{PP} and ground to suppress spurious voltage transients which may damage the device.
3. Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORM[1,2]

Notes:
1. The timing reference level is 0.8V to 2V for inputs and outputs.
2. t_{OE} and t_{DFP} are characteristics of the device but must be accommodated by the programmer.

PROGRAMMING FLOW CHART

Start

Address = First Location

$\overline{Vcc} = 6.25V$
$\overline{OE}/V_{PP} = 12.75V$

X = 0

Program One 100 μs Pulse

Increment X

X = 25? → Yes

No

Verify Byte → Fail

Pass

Last Address? → No → Increment Address

Yes

$Vcc = 5.25V$
$\overline{OE}/V_{PP} = VIL$

Verify All Bytes → Fail → Device Failed

Pass

Device Passed

Interactive programming Section

Verify Section

Integrated Silicon Solution, Inc.

Rev. C 0595
EP81995DS03

ORDERING INFORMATION
Commercial Rangle: 0°C to +70°C

Speed (ns)	Order Part Number	Package
90	IS27C512-90W	600-mil Plastic DIP
90	IS27C512-90PL	PLCC – Plastic Leaded Chip Carrier
90	IS27C512-90CW	600-mil Ceramic DIP with window
90	IS27C512-90T	TSOP
120	IS27C512-12W	600-mil Plastic DIP
120	IS27C512-12PL	PLCC – Plastic Leaded Chip Carrier
120	IS27C512-12CW	600-mil Ceramic DIP with window
120	IS27C512-12T	TSOP
150	IS27C512-15W	600-mil Plastic DIP
150	IS27C512-15PL	PLCC – Plastic Leaded Chip Carrier
150	IS27C512-15CW	600-mil Ceramic DIP with window
150	IS27C512-15T	TSOP

ORDERING INFORMATION
Industrial Range: –40°C to +85°C

Speed (ns)	Order Part Number	Package
90	IS27C512-90WI	600-mil Plastic DIP
90	IS27C512-90PLI	PLCC – Plastic Leaded Chip Carrier
90	IS27C512-90CWI	600-mil Ceramic DIP with window
90	IS27C512-90TI	TSOP
120	IS27C512-12WI	600-mil Plastic DIP
120	IS27C512-12PLI	PLCC – Plastic Leaded Chip Carrier
120	IS27C512-12CWI	600-mil Ceramic DIP with window
120	IS27C512-12TI	TSOP
150	IS27C512-15WI	600-mil Plastic DIP
150	IS27C512-15PLI	PLCC – Plastic Leaded Chip Carrier
150	IS27C512-15CWI	600-mil Ceramic DIP with window
150	IS27C512-15TI	TSOP