FEATURES

- Fast Access Times: 20/25/35 ns
- JEDEC Standard Pinouts
- Low Power Standby when Deselected
- TTL Compatible I/O
- 5 V ±10% Supply
- Fully Static Operation
- Common I/O for Low Pin Count
- Package: 28-Pin, 400-mil SOJ

FUNCTIONAL DESCRIPTION

The LH521002 is a high-speed 1M-bit static RAM organized as 256K × 4. A fast, efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable (\overline{E}) reduces power to the chip when \overline{E} is HIGH. Standby power drops to its lowest level (IsB1) when \overline{E} is raised to within 0.2 V of Vcc.

Write cycles occur when both (\overline{E}) and Write Enable (\overline{W}) are LOW. Data is transferred from the DQ pins to the memory location specified by the 18 address lines.

Read cycles occur when \overline{E} is LOW and \overline{W} is HIGH. A Read cycle will begin upon an address transition, on a falling edge of \overline{E} , or on a rising edge of \overline{W} .

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are desirable. Series termination of the inputs should be considered when transmission line effects occur.

PIN CONNECTIONS




Figure 1. Pin Connections for SOJ Package

LH521002 CMOS 256K × 4 SRAM




Figure 2. LH521002 Block Diagram

TRUTH TABLE

Ē	Ğ	w	MODE	DQ	lcc
Н	Х	Х	Standby	High-Z	Standby
L	Н	Н	Selected	High-Z	Active
L	L	Н	Read	Data Out	Active
L	Х	L	Write	Data In	Active

PIN DESCRIPTIONS

PIN	DESCRIPTION
A0 - A17	Address Inputs
DQ ₀ – DQ ₃	Data Inputs/Outputs
Ē	Chip Enable
w	Write Enable
G	Output Enable
Vcc	Positive Power Supply
Vss	Ground

CMOS 256K × 4 SRAM LH521002

ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING
Vcc to Vss Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to Vcc + 0.5 V
DC Output Current ²	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

NOTES:

- Stresses greater than those listed under 'Absolute Maximum Ratings' may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the 'Operating Range' of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

OPERATING RANGES

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
TA	Temperature, Ambient	0		70	°C
Vcc	Supply Voltage	4.5		5.5	٧
Vss	Supply Voltage	0		0	٧
VIL	Logic '0' Input Voltage 1	-0.5		0.8	٧
VIH	Logic '1' Input Voltage	2.2		Vcc + 0.5	٧

NOTE:

1. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lcc1	Operating Current ¹	tcycle = 20 ns E = V _{IL} , W = V _{IL} or V _{IH}			180	mA
lcc1	Operating Current ¹	$E = V_{IL}, \overline{W} = V_{IL} \text{ or } V_{IH}$			180	mA
lcc ₁	Operating Current ¹	toycle = 35 ns $\overline{E} = V_{IL}, \overline{W} = V_{IL} \text{ or } V_{IH}$			150	mA
ISB1	Standby Current	Ē≥V _{CC} - 0.2 V		0.4	2	mA
ISB2	Standby Current	E≥VH			20	mA
l _L ı	Input Leakage Current	V _{IN} = 0 V to V _{CC}	-2		2	μΑ
llo	I/O Leakage Current	V _{IN} = 0 V to V _{CC}	-2		2	μΑ
Vон	Output High Voltage	I _{OH} = -4.0 mA	2.4			>
Vol	Output Low Voltage	loL = 8.0 mA			0.4	٧
V _{DR}	Data Retention Voltage	Ē≥V _{CC} - 0.2 V	2		5.5	>
IDR	Data Retention Current	$V_{CC} = 3 \text{ V}, \overline{E} \ge V_{CC} - 0.2 \text{ V}$			500	μА

NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open.

AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	V _{SS} to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

CAPACITANCE 1,2

PARAMETER	RATING
C _{IN} (Input Capacitance)	6 pF
C _{DQ} (I/O Capacitance)	8 pF

NOTES:

- 1. Capacitances are maximum values at 25° C measured at 1.0 MHz with $V_{Blas} = 0$ V and $V_{CC} = 5.0$ V.
- 2. This parameter is sampled and not production tested.

480 Ω \$ DQ PINS 255 Ω \$ C_{LOAD} = 30 pF * * INCLUDES JIG AND SCOPE CAPACITANCES \$21002-3

Figure 3. Output Load Circuit

DATA RETENTION TIMING

 \overline{E} must be held above the lesser of V_{IH} or $V_{CC}-0.2~V$ to prevent improper operation when $V_{CC}<4.5~V$. \overline{E} must be $V_{CC}-0.2~V$ or greater to meet I_{DR} specification. All other inputs are 'Don't Care.'




Figure 4. Data Retention Timing

CMOS 256K × 4 SRAM LH521002

AC ELECTRICAL CHARACTERISTICS ⁶ (Over Operating Range)

074100:		-20		-25		-35		
SYMBOL	DESCRIPTION	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
READ CYCLE							•	
tric	Read Cycle Timing	20		25		35		ns
taa	Address Access Time		20		25	=	35	ns
tон	Output Hold from Address Change	3		3		3		ns
tea	E Low to Valid Data		20		25		35	ns
telz	E Low to Output Active 7,8	3		3		3		ns
tenz	E High to Output High-Z 7,8		10		12		20	ns
tga	G Low to Valid Data		8		10		20	ns
tGLZ	G Low to Output Active 7,8	0		0		0		ns
t _{GHZ}	G High to Output High-Z 7,8		8		10		20	ns
te∪	E Low to Power Up Time 8	0		0		0		ns
t PD	E High to Power Down Time 8		20		25		35	ns
	WF	ITE CY	CLE					
twc	Write Cycle Time	20		25		35		ns
tew	E Low to End of Write	15		20		30		ns
taw	Address Valid to End of Write	15		20		30		ns
tas	Address Setup	0		0		0		ns
t AH	Address Hold From End of Write	0		0		0		ns
twp	W Pulse Width	15		20		25		ns
tow	Input Data Setup Time	12		15		15		ns
tон	Input Data Hold Time	0		0		0		
twnz	W Low to Output High-Z 7,8		8		10		15	ns
tw.z	W High to Output Active 7,8	3		3		3		ns

NOTES:

^{1.} AC Electrical Characteristics specified at 'AC Test Conditions' levels.

^{2.} Active output to High-Z and High-Z to output active tests specified for a ±500 mV transition from steady state levels into the test load. C_{Load} = 5 pF.

^{3.} This parameter is sampled and not production tested.

TIMING DIAGRAMS - READ CYCLE

Read Cycle No. 1

Chip is in Read Mode: \overline{W} is HIGH, \overline{E} and \overline{G} are LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Following an Address transition, Data Out is guaranteed valid at taa.

Read Cycle No. 2

Chip is in Read Mode: \overline{W} is HIGH. Timing illustrated for the case when addresses are valid while \overline{E} goes LOW. Data Out is not specified to be valid until t_{EA} , but may become valid as soon as t_{ELZ} . Outputs will transition from High-Z to Valid Data Out. Data Out is valid after both t_{EA} and t_{EA} are met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write cycles. \overline{E} or \overline{W} must be HIGH during address transitions. The outputs will remain in the High-Z state if \overline{W} is LOW when \overline{E} goes LOW. Care should be taken so that the output drivers are disabled prior to placing the Input Data on the DQ lines. This will prevent bus contention, reducing system noise.

Write Cycle No. 1 (W Controlled)

Chip is selected: \overline{E} and \overline{G} are LOW. Using only \overline{W} to control Write cycles may not offer the best device performance, since both twHz and tow timing specifications must be met.

Write Cycle No. 2 (E Controlled)

 \overline{G} is LOW. DQ lines may transition to Low-Z if the falling edge of \overline{W} occurs after the falling edge of \overline{E} .




Figure 7. Write Cycle No. 1




Figure 8. Write Cycle No. 2

ORDERING INFORMATION

