

Advance Information


256K x 16 CMOS Dynamic RAM
Fast Page Mode – 2 CAS, 1 Write Enable

The MCM54260B is a 0.6µ CMOS high-speed dynamic random access memory. It is organized as 262,144 sixteen-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM54260B requires only 9 address lines; row and column address inputs are multiplexed. The device is packaged in a standard 400 mil SOJ plastic package and a 400 mil thin-small-outline package (TSOP).

- Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh
- Hidden Refresh
- 512 Cycle Refresh:
 - MCM54260B = 8 ms
 - MCM5L4260B = 64 ms
 - MCM5S4260B = 64 ms
- Fast Access Time (t_{RAC}):
 - MCM54260B-70, MCM5L4260B-70, and MCM5S4260B-70 = 70 ns (Max)
 - MCM54260B-80, MCM5L4260B-80, and MCM5S4260B-80 = 80 ns (Max)
 - MCM54260B-10, MCM5L4260B-10, and MCM5S4260B-10 = 100 ns (Max)
- Low Active Power Dissipation:
 - MCM54260B-70, MCM5L4260B-70, and MCM5S4260B-70 = 550 mW (Max)
 - MCM54260B-80, MCM5L4260B-80, and MCM5S4260B-80 = 468 mW (Max)
 - MCM54260B-10, MCM5L4260B-10, and MCM5S4260B-10 = 413 mW (Max)
- Low Standby Power Dissipation:
 - MCM54260B, MCM5L4260B, and MCM5S4260B = 5.5 mW (Max, TTL Levels)
- Battery Backup Power Dissipation:
 - MCM5L4260B and MCM5S4260B = 1.7 mW (Max, Battery Backup Mode, t_{RC} = 125 µs)

MCM54260B
MCM5L4260B
MCM5S4260B



2

PIN NAMES	
A0 – A8	Address Inputs
DQ0 – DQ15	Data Input/Output
$\overline{\text{W}}$	Read/Write Enable
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{LCAS}}, \overline{\text{UCAS}}$	Column Address Strobe
VCC	Power Supply (+ 5 V)
VSS	Ground
NC	No Connect
$\overline{\text{G}}$	Output Enable

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

REV 3
 10/95

PIN ASSIGNMENTS


400 MIL SOJ

VCC	1	40	VSS
DQ0	2	39	DQ15
DQ1	3	38	DQ14
DQ2	4	37	DQ13
DQ3	5	36	DQ12
VCC	6	35	VSS
DQ4	7	34	DQ11
DQ5	8	33	DQ10
DQ6	9	32	DQ9
DQ7	10	31	DQ8
NC	11	30	NC
NC	12	29	LCAS
\bar{W}	13	28	UCAS
\bar{RAS}	14	27	\bar{G}
NC	15	26	A8
A0	16	25	A7
A1	17	24	A6
A2	18	23	A5
A3	19	22	A4
VCC	20	21	VSS

400 MIL TSOP

VCC	1	44	VSS
DQ0	2	43	DQ15
DQ1	3	42	DQ14
DQ2	4	41	DQ13
DQ3	5	40	DQ12
VCC	6	39	VSS
DQ4	7	38	DQ11
DQ5	8	37	DQ10
DQ6	9	36	DQ9
DQ7	10	35	DQ8
NC	13	32	NC
NC	14	31	LCAS
\bar{W}	15	30	UCAS
\bar{RAS}	16	29	\bar{G}
NC	17	28	A8
A0	18	27	A7
A1	19	26	A6
A2	20	25	A5
A3	21	24	A4
VCC	22	23	VSS

BLOCK DIAGRAM



2

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC}	- 1 to + 7	V
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 1 to + 7	V
Data Out Current	I _{out}	50	mA
Power Dissipation	P _D	700	mW
Operating Temperature Range	T _A	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0 \text{ to } +70^\circ\text{C}$, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS})

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	
Logic High Voltage, All Inputs	V_{IH}	2.4	—	6.0	V
Logic Low Voltage, All Inputs Except DQ0 – DQ15	V_{IL}	-0.5*	—	0.8	V
Logic Low Voltage, DQ0 – DQ15	V_{IL}	-0.5*	—	0.8	V

*- 2.0 V at pulse width ≤ 20 ns

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM54260B-70, MCM5L4260B-70, and MCM5S4260B-70, $t_{PC} = 130$ ns MCM54260B-80, MCM5L4260B-80, and MCM5S4260B-80, $t_{PC} = 150$ ns MCM54260B-10, MCM5L4260B-10, and MCM5S4260B-10, $t_{PC} = 180$ ns	I_{CC1}	—	100 85 75	mA	1, 2
V_{CC} Power Supply Current (Standby) ($\overline{RAS} = \overline{CAS} = V_{IH}$)	I_{CC2}	—	2	mA	
V_{CC} Power Supply Current During \overline{RAS} Only Refresh Cycles ($\overline{CAS} = V_{IH}$) MCM54260B-70, MCM5L4260B-70, and MCM5S4260B-70, $t_{PC} = 130$ ns MCM54260B-80, MCM5L4260B-80, and MCM5S4260B-80, $t_{PC} = 150$ ns MCM54260B-10, MCM5L4260B-10, and MCM5S4260B-10, $t_{PC} = 180$ ns	I_{CC3}	—	100 85 75	mA	1, 2
V_{CC} Power Supply Current During Fast Page Mode Cycle ($\overline{RAS} = V_{IL}$) MCM54260B-70, MCM5L4260B-70, and MCM5S4260B-70, $t_{PC} = 45$ ns MCM54260B-80, MCM5L4260B-80, and MCM5S4260B-80, $t_{PC} = 50$ ns MCM54260B-10, MCM5L4260B-10, and MCM5S4260B-10, $t_{PC} = 60$ ns	I_{CC4}	—	70 60 55	mA	1, 2
V_{CC} Power Supply Current (Standby) ($RAS = \overline{CAS} = V_{CC} - 0.2 \text{ V}$) MCM54260B MCM5L4260B MCM5S4260B	I_{CC5}	—	1.0 200 200	mA μA μA	
V_{CC} Power Supply Current During \overline{CAS} Before \overline{RAS} Refresh Cycle MCM54260B-70, MCM5L4260B-70, and MCM5S4260B-70, $t_{RC} = 130$ ns MCM54260B-80, MCM5L4260B-80, and MCM5S4260B-80, $t_{RC} = 150$ ns MCM54260B-10, MCM5L4260B-10, and MCM5S4260B-10, $t_{RC} = 180$ ns	I_{CC6}	—	100 85 75	mA	1
V_{CC} Power Supply Current, Battery Backup Mode—MCM5L4260B and MCM5S4260B ($t_{RC} = 125 \mu\text{s}$; $t_{RAS} = 1 \mu\text{s}$; $\overline{CAS} = \overline{CAS}$ Before \overline{RAS} Cycle or 0.2 V; $A0 - A8, \overline{W}, D = V_{CC} - 0.2 \text{ V}$ or 0.2 V)	I_{CC7}	—	300	μA	1, 3
Input Leakage Current ($0 \text{ V} \leq V_{in} \leq 7.0 \text{ V}$)	$I_{lkg(I)}$	-10	10	μA	
Output Leakage Current ($0 \text{ V} \leq V_{out} \leq 7.0 \text{ V}$, Output Disable)	$I_{lkg(O)}$	-10	10	μA	
Output High Voltage ($I_{OH} = -5 \text{ mA}$)	V_{OH}	2.4	—	V	
Output Low Voltage ($I_{OL} = 4.2 \text{ mA}$)	V_{OL}	—	0.4	V	

NOTES:

- Current is a function of cycle rate and output loading. Maximum currents are at the specified cycle time (min) with the output open.
- Column address can be changed once or less while $\overline{RAS} = V_{IL}$ and $\overline{CAS} = V_{IH}$.
- $t_{RAS}(\text{max}) = 1 \mu\text{s}$ is only applied to refresh of battery back-up. $t_{RAS}(\text{max}) = 10 \mu\text{s}$ is applied to functional operating.

CAPACITANCE ($f = 1.0 \text{ MHz}$, $T_A = 25^\circ\text{C}$, $V_{CC} = 5 \text{ V}$, periodically sampled, not 100% tested)

Parameter	Symbol	Max	Unit
Input Capacitance A0 – A8 RAS, \overline{CAS} , \overline{W} , \overline{G}	C_{in}	5	pF
		7	
Input/Output Capacitance ($\overline{CAS} = V_{IH}$ to Disable Output) DQ0 – DQ15	C_{out}	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta V / \Delta V$.

AC OPERATING CONDITIONS AND CHARACTERISTICS
(V_{CC} = 5.0 V ± 10%, T_A = 0 to + 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-MODIFY-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

Parameter	Symbol		MCM54260B-70 MCM5L4260B-70 MCM5S4260B-70		MCM54260B-80 MCM5L4260B-80 MCM5S4260B-80		MCM54260B-10 MCM5L4260B-10 MCM5S4260B-10		Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max		
	Random Read or Write Cycle Time	t _{RELR}	t _{RC}	130	—	150	—	180		
Read-Modify-Write Cycle Time	t _{RELR}	t _{RWC}	185	—	205	—	245	—	ns	5
Page Mode Cycle Time	t _{CELR}	t _{PC}	45	—	50	—	60	—	ns	
Page Mode Read-Modify-Write Cycle Time	t _{CELR}	t _{PRWC}	100	—	105	—	125	—	ns	
Access Time from $\overline{\text{RAS}}$	t _{RELQV}	t _{RAC}	—	70	—	80	—	100	ns	6,7,8
Access Time from $\overline{\text{CAS}}$	t _{CELQV}	t _{CAC}	—	20	—	20	—	25	ns	6,7
Access Time from Column Address	t _{AVQV}	t _{AA}	—	35	—	40	—	50	ns	6,8
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CEHQV}	t _{CPA}	—	40	—	45	—	55	ns	6
CAS to Output in Low-Z	t _{CELQX}	t _{CLZ}	0	—	0	—	0	—	ns	6
Output Buffer Turn-Off Delay	t _{CEHQZ}	t _{OFF}	0	15	0	15	0	20	ns	9
Transition Time (Rise and Fall)	t _T	t _T	3	50	3	50	3	50	ns	
RAS Precharge Time	t _{REHRL}	t _{RP}	50	—	60	—	70	—	ns	
RAS Pulse Width	t _{REHRL}	t _{RAS}	70	10,000	80	10,000	100	10,000	ns	
RAS Pulse Width (Page Mode)	t _{REHRL}	t _{RASP}	70	100,000	80	100,000	100	100,000	ns	
RAS Hold Time	t _{CELREH}	t _{RSH}	20	—	20	—	25	—	ns	
CAS Hold Time	t _{RELCEH}	t _{CSH}	70	—	80	—	100	—	ns	
CAS Pulse Width	t _{CELCEH}	t _{CAS}	20	10,000	20	10,000	25	10,000	ns	
RAS to CAS Delay Time	t _{RELCEL}	t _{RCD}	20	50	20	60	25	75	ns	7
RAS to Column Address Delay Time	t _{RELAV}	t _{RAD}	15	35	15	40	20	50	ns	8
CAS to RAS Precharge Time	t _{CEHREL}	t _{CRP}	5	—	5	—	10	—	ns	
CAS Precharge Time (Page Mode Only)	t _{CEHCEL}	t _{CP}	10	—	10	—	10	—	ns	
RAS Hold Time From CAS Precharge (Page Mode Only)	t _{CEHREH}	t _{RHCP}	40	—	45	—	55	—	ns	
Row Address Setup Time	t _{AVREL}	t _{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RELAX}	t _{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t _{AVCEL}	t _{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CELAX}	t _{CAH}	15	—	15	—	20	—	ns	
Column Address to RAS Lead Time	t _{AVREH}	t _{RAL}	35	—	40	—	50	—	ns	

NOTES:

(continued)

- V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- An initial pause of 100 μs is required after power-up followed by 8 RAS only refresh cycles or 8 CAS before RAS refresh cycles, before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0 ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- t_{OFF} (max) and t_{GZ} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.


READ, WRITE, AND READ-MODIFY-WRITE CYCLES (Continued)

Parameter	Symbol		MCM54260B-70 MCM5L4260B-70 MCM5S4260B-70		MCM54260B-80 MCM5L4260B-80 MCM5S4260B-80		MCM54260B-10 MCM5L4260B-10 MCM5S4260B-10		Unit	Notes	
	Std	Alt	Min	Max	Min	Max	Min	Max			
Read Command Setup Time	t _{WHCEL}	t _{RCS}	0	—	0	—	0	—	ns		
Read Command Hold Time	t _{CEHWX}	t _{RCH}	0	—	0	—	0	—	ns	10	
Read Command Hold Time Referenced to RAS	t _{REHWX}	t _{RRH}	0	—	0	—	0	—	ns	10	
Write Command Hold Time	t _{CELWH}	t _{WCH}	15	—	15	—	20	—	ns		
Write Command Pulse Width	t _{WLWH}	t _{WHP}	15	—	15	—	20	—	ns		
Write Command to RAS Lead Time	t _{WLREH}	t _{RWL}	20	—	20	—	25	—	ns		
Write Command to CAS Lead Time	t _{WLCEH}	t _{CWL}	20	—	20	—	25	—	ns		
Data in Setup Time	t _{DVCEL}	t _{DS}	0	—	0	—	0	—	ns	11	
Data in Hold Time	t _{CELDX}	t _{DH}	15	—	15	—	20	—	ns	11	
Refresh Period	MCM54260B MCM5L4260B MCM5S4260B	t _{RVRV}	t _{RFSH}	—	8 64 64	—	8 64 64	—	8 64 64	ms	
Write Command Setup Time	t _{WLCEL}	t _{WCS}	0	—	0	—	0	—	ns	12	
CAS to Write Delay	t _{CELWL}	t _{CWD}	50	—	50	—	60	—	ns	12	
RAS to Write Delay	t _{RELWL}	t _{RWD}	100	—	110	—	135	—	ns	12	
Column Address to Write Delay	t _{AVWL}	t _{AWD}	65	—	70	—	85	—	ns	12	
CAS Precharge to Write Delay	t _{CEHWL}	t _{CPWD}	70	—	75	—	90	—	ns	12	
CAS Setup Time for CAS Before RAS Cycle	t _{RELCEL}	t _{CSR}	5	—	5	—	5	—	ns		
CAS Hold Time for CAS Before RAS Cycle	t _{RELCEH}	t _{CHR}	15	—	15	—	20	—	ns		
RAS Precharge to CAS Active Time	t _{REHCEL}	t _{RPC}	5	—	5	—	5	—	ns		
CAS Precharge Time (CAS Before RAS Counter Test)	t _{CEHCEL}	t _{CPT}	30	—	30	—	40	—	ns		
RAS Hold Time Referenced to \bar{G}	t _{GLREH}	t _{ROH}	10	—	10	—	20	—	ns		
\bar{G} Access Time	t _{GLQV}	t _{GA}	—	20	—	20	—	25	ns	6	
\bar{G} to Data Delay	t _{GLHDX}	t _{GD}	20	—	20	—	25	—	ns		
Output Buffer Turn-Off Delay Time from \bar{G}	t _{GHQZ}	t _{GZ}	0	20	0	20	0	25	ns	9	
\bar{G} Command Hold Time	t _{WLGL}	t _{GH}	20	—	20	—	25	—	ns		
Output Disable Setup Time	t _{GLCEL}	t _{GDS}	0	—	0	—	0	—	ns		


NOTES:

10. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
11. These parameters are referenced to $\bar{C}AS$ leading edge in early write cycles and to \bar{W} leading edge in late write or read-write cycles.
12. t_{WCS}, t_{RWD}, t_{CWD}, t_{CPWD}, and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If t_{CWD} ≥ t_{CWD} (min), t_{CPWD} ≥ t_{CPWD} (min), t_{RWD} ≥ t_{RWD} (min), and t_{AWD} ≥ t_{AWD} (min), the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




UPPER BYTE READ CYCLE



LOWER BYTE READ CYCLE




WRITE CYCLE (EARLY WRITE)




2

UPPER BYTE WRITE CYCLE (EARLY WRITE)




LOWER BYTE WRITE CYCLE (EARLY WRITE)




2

WRITE CYCLE (\bar{G} CONTROLLED WRITE)




UPPER BYTE WRITE CYCLE (\bar{G} CONTROLLED WRITE)




2


LOWER BYTE WRITE CYCLE (\bar{G} CONTROLLED WRITE)



UPPER BYTE READ-MODIFY-WRITE CYCLE




FAST PAGE MODE READ CYCLE




2


FAST PAGE MODE BYTE READ CYCLE




FAST PAGE MODE WRITE CYCLE (EARLY WRITE)




FAST PAGE MODE BYTE WRITE CYCLE (EARLY WRITE)



FAST PAGE MODE READ-MODIFY-WRITE CYCLE




FAST PAGE MODE BYTE READ-MODIFY-WRITE CYCLE




2

RAS-ONLY REFRESH CYCLE




NOTE: WRITE, \bar{G} = "H" or "L"

CAS BEFORE RAS REFRESH CYCLE




NOTE: WRITE, \bar{G} , A0 - A8 = "H" or "L"
CAS before RAS refresh is performed when either \bar{UCAS} or \bar{LCAS} meets this timing.

HIDDEN REFRESH CYCLE (READ)




2

HIDDEN REFRESH CYCLE (WRITE)




CAS BEFORE RAS REFRESH COUNTER TEST READ CYCLE




2


CAS BEFORE RAS REFRESH COUNTER TEST WRITE CYCLE



CAS BEFORE RAS REFRESH COUNTER TEST READ-MODIFY-WRITE CYCLE



**ORDERING INFORMATION
(Order by Full Part Number)**



Full Part Numbers —	MCM54260BJ70	MCM5L4260BJ70	MCM5S4260BJ70
	MCM54260BJ80	MCM5L4260BJ80	MCM5S4260BJ80
	MCM54260BJ10	MCM5L4260BJ100	MCM5S4260BJ10
	MCM54260BT70	MCM5L4260BT70	MCM5S4260BT70
	MCM54260BT80	MCM5L4260BT80	MCM5S4260BT80
	MCM54260BT10	MCM5L4260BT10	MCM5S4260BT10
	MCM54260BJ70R	MCM5L4260BJ70R	MCM5S4260BJ70R
	MCM54260BJ80R	MCM5L4260BJ80R	MCM5S4260BJ80R
	MCM54260BJ10R	MCM5L4260BJ10R	MCM5S4260BJ10R
	MCM54260BT70R	MCM5L4260BT70R	MCM5S4260BT70R
	MCM54260BT80R	MCM5L4260BT80R	MCM5S4260BT80R
	MCM54260BT10R	MCM5L4260BT10R	MCM5S4260BT10R