INTEGRATED CIRCUITS GENERAL PURPOSE

LOGIC **ABT/ABT16 and MULTIBYTE series**

ABT and MULTIBYTE FAMILY SPECIFICATIONS

General

These family specifications cover the common electrical ratings and characteristics of the entire 74ABT and MULTIBYTE families, unless otherwise specified in the individual device data sheet.

Introduction

The ABT, ABT16 and MULTIBYTE™ Advanced BiCMOS (QUBiC) families combine the low power dissipation and low noise of BiCMOS with the high output drive of our bipolar logic devices. The basic families of devices designated as 74ABTxxx/74ABT16xxx and MBxxxx will operate at BiCMOS input logic levels for high noise immunity, negligible quiescent supply and input current. They operate from a power supply of 4.5 to 5.5 V.

Handling BiCMOS devices

Inputs and outputs are protected against electrostatic effects in a wide variety of device-handling situations. However, to be totally safe, it is desirable to take appropriate handling precautions into account.

ABT features

- Fastest in industry apart from ECL devices
- Ideal for bus driver applications
- Very short propagation delays
- 64 mA sink current; 32 mA source current
- Supply voltage range: 5 V ±10%
- Standard TTL pin-out
- Latch-up protection exceeds 500 mA
- Wide operating temperature range: -40 to +85 °C
- Devices available in DIL and SO and SSOP packages
- Live insertion/extraction permitted

MULTIBYTE features

- Double-byte functionality
- TTL compatible I/Os
- 50 μA I_{CCZ} +64/-32 mA output drive
- High performance, JEDEC registered 52-pin package
- Very low noise immunity
- Very low simultaneous switching propagation delay degradation
- Very low skew



ABT16 features


- Multiple-byte functionality
- Multiple Vcc and GND pins minimize switching noise
- 64 mA sink current; 32 mA source current
- Devices available in SSOP and TSSOP packages
- Live insertion/extraction permitted
- BVS hold circuit on data inputs

INTEGRATED CIRCUITS GENERAL PURPOSE


Type number designation

Basic family:


74ABTxxxx



74ABT16xxxx



MBxxxxx



INTEGRATED CIRCUITS GENERAL PURPOSE

LOGIC

ABT/ABT16 and MULTIBYTE series

Family ratings

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to GND (ground = 0 V)

parameter	conditions	symbol	min.	max.	unit
DC supply voltage		v _{cc}	-0.5	+7	V
DC input diode current	V ₁ < 0 V	-I _{IK}	-	18	mA
DC input voltage		V _I	-1.2	+7	V
DC output diode current	V _O < 0 V	-1 _{0K}	-	50	mA
DC output voltage	output OFF or HIGH	v _o	-0.5	+5.5	V
DC output current	output LOW	I _o	_	128	mA
storage temperature range		T _{stg}	-65	+150	°C

Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

parameter	symbol	min.	max.	unit
DC supply voltage	V _{cc}	4.5	5.5	V
Input voltage	V_{i}	0	v _{cc}	V
HIGH level input voltage	V _{IH}	2.0	_	V
LOW level input voltage	V _{IL}	_	0.8	V
HIGH level output current	I _{OH}	_	32	mA
LOW level output current	loL	_	64	mA
Input transition rise or fall rate	Δt/ΔV	0	5	ns/V
Operating ambient temperature range	T _{amb}	-40	+85	°C

INTEGRATED CIRCUITS **GENERAL PURPOSE**

ABT DC family characteristics

Valtages are referenced to CND (ground - A.V.)

					T _{amb} (°C)					
	V _{cc}			+25		-40 to	+85]	condition	s
parameter	(V)	symbol	min.	typ.	max.	min.	max.	unit	V	other
Input clamp voltage	4.5	V _{IK}	_	-0.9	-1.2	-	-1.2	V		I _{IK} = -18 mA
HIGH level output voltage	4.5 5.0 4.5	V _{OH}	2.5 3.0 2.0	2.9 3.4 2.4	- - -	2.5 3.0 2.0	- -	\	V _{IH} or	$I_O = -3 \text{ mA}$ $I_O = -3 \text{ mA}$ $I_O = -32 \text{ mA}$
LOW level output voltage	4.5	V _{OL}	-	0.42	0.55	-	0.55	V	V _{IH} or V _{IL}	I _{OL} = 64 mA
Power-up LOW voltage ³	5.5	V _{RST}	-	0.13	0.55	-	0.55	V	5.5 V or 0 V	I _O = 1 mA
Input leakage current	5.5	l _I	-	±0.01	±0.1	-	±0.1	μА	GND or 5.5 V	
Power-off leakage current	0.0	OFF	-	±5.0	±100	-	±100	μА		V _O or V _I ≤4.5 V
Power up/down 3-state output current ⁴	2.1	I _{PU/PD}	-	±5.0	±50	-	±50	μА	V _{CC} or GND	V _{OE} ≈ don't cace
3-state output HIGH current	5.5	l _{ozh}	-	5.0	50	_	50	μА	V _{IH} or	V _O = 2.7 V
3-state output LOW current	5.5	lozL	-	-5.0	-50	_	-50	μА	V _{IH} or V _{IL}	V _O = 0.5 V
Output HIGH leakage current	5.5	I _{CEX}	_	5.0	50	-	50	μА	V _{CC} or GND	V _O = 2.5 V
Output HIGH current ¹	5.5	Io	-50	-65	~180	-50	-180	mA		V _O = 2.5 V
Quiescent supply current	5.5 5.5 5.5	I _{CCH} I _{CCL} I _{CCZ}	- - -	120 24 120	250 30 250	- - -	250 30 250	μA mA μA	V _{CC} or GND	outputs HIGH outputs LOW outputs 3-state
Additional supply current per input pin ²	5.5	Δl _{CC}	_	0.5	1.5	_	1.5	mA	V _{CC} or GND	outputs 3-state; one input at 3.4 V

NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4 V.
- For valid test results, data must not be loaded into the flip-flop or latch after applying the power. This parameter is valid for any V_{CC} between 0 V and 2.1 V, with a transition time of up to 10 ms. From V_{CC} = 2.1 V to V_{CC} = 5 V \pm 10%, a transition time of up to 100 μ s is permitted. This note applies only to parts with the live insertion/extraction feature.

INTEGRATED CIRCUITS GENERAL PURPOSE

LOGIC

ABT/ABT16 and MULTIBYTE series

ABT16 DC family characteristics

Voltages are referenced to GND (ground = 0 V)

					T _{amb} (°C)	,				
	V _{cc}			+25		-40 (to +85		condition	ns
parameter	(V)	symbol	min.	typ.	max.	min.	max.	unit	V _I	other
Input clamp voltage	4.5	V _{IK}	-	-0.9	-1.2		-1.2	٧		I _{IK} = -18 mA
HIGH level output voltage	4.5 5.0 4.5	V _{OH}	2.5 3.0 2.0	2.9 3.4 2.4	- - -	2.5 3.0 2.0	- - -	V V	V _{IH} or V _{IL}	$I_{O} = -3 \text{ mA}$ $I_{O} = -3 \text{ mA}$ $I_{O} = -32 \text{ mA}$
LOW level output voltage	4.5	V _{OL}	-	0.42	0.55	_	0.55	V	V _{iH} or V _{IL}	I _{OL} = 64 mA
Power-up LOW voltage ³	5.5	V _{RST}	-	0.13	0.55	-	0.55	\ \ \	5.5 V or 0 V	I _O = 1 mA
Input leakage current	5.5	I _I	-	±0.01	±0.1	-	±0.1	μА	GND or 5.5 V	
Power-off leakage current	0.0	I _{OFF}	-	±5.0	±100	-	±100	μА		V _O or V _I ≤4.5 V
Power up/down 3-state output current ⁴	2.1	I _{PU/PD}	~	±5.0	±50	-	±50	μА	V _{CC} or GND	V _{OE} = don't cace
3-state output HIGH current	5.5	l _{ozh}	-	5.0	50	-	50	μА	V _{IH} or	V _O = 2.7 V
3-state output LOW current	5.5	I _{OZL}	-	-5.0	-50	-	-50	μА	V _{IH} or	V _O = 0.5 V
Output HIGH leakage current	5.5	I _{CEX}	-	5.0	50		50	μА	V _{CC} or GND	V _O = 2.5 V
Output HIGH current ¹	5.5	l _o	-50	-	-200	-50	-200	mA		V _O = 2.5 V
Quiescent supply current	5.5 5.5 5.5	I _{CCH} I _{CCL} I _{CCZ}	- - -	- - -	2 41 2	- - -	2 41 2	mA mA mA	V _{CC} or GND	outputs HIGH outputs LOW outputs 3-state
Additional supply current per input pin ²	5.5	ΔΙ _{CC}	-	-	1.5	_	1.5	mA	V _{CC} or GND	outputs 3-state; one input at 3.4 V

NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- 2. This is the increase in supply current for each input at 3.4 V.
- 3. For valid test results, data must not be loaded into the flip-flop or latch after applying the power.
- This parameter is valid for any V_{CC} between 0 V and 2.1 V, with a transition time of up to 10 ms. From V_{CC} = 2.1 V to V_{CC} = 5 V ±10%, a transition time of up to 100 μs is permitted. This note applies only to parts with the live insertion/extraction feature.



INTEGRATED CIRCUITS GENERAL PURPOSE

MULTIBYTE DC family characteristics

Voltages are referenced to GND (ground = 0 V)

					T _{amb} (°C)						
	V _{cc}			+25		-40 t	o +85		condition	is	
parameter	(V)	symbol	min.	typ.	max.	min.	max.	unit	V	other	
Input clamp voltage	4.5	V _{IK}	-	-0.9	-1.2	-	-1.2	٧		I _{IK} = -18 mA	
HIGH level output voltage	4.5 5.0 4.5	V _{OH}	2.5 3.0 2.0	2.9 3.4 2.4	- - -	2.5 3.0 2.0	- - -	\ \ \ \ \ \ \ \ \ \ \	V _{IH} or	$I_{O} = -3 \text{ mA}$ $I_{O} = -3 \text{ mA}$ $I_{O} = -32 \text{ mA}$	
LOW level output voltage	4.5	V _{OL}	-	0.42	0.55	-	0.55	V	V _{IH} or V _{IL}	I _{OL} = 64 mA	
Power-up LOW voltage ³	5.5	V _{RST}	-	0.13	0.55	_	0.55	V	5.5 V or 0 V	I _O = 1 mA	
Input leakage current	5.5	t _i	-	±0.01	±0.1	_	±0.1	μА	GND or 5.5 V		
Power-off leakage current	0.0	l _{off}	-	±5.0	±100	_	±100	μА		V _O or V _I ≤4.5 V	
Power up/down 3-state output current ⁴	2.1	I _{PU/PD}	-	±5.0	±50	-	±50	μА	V _{CC} or GND	V _{OE} = don't cace	
3-state output HIGH current	5.5	l _{ozh}	-	5.0	50	-	50	μА	V _{IH} or	V _O = 2.7 V	
3-state output LOW current	5.5	l _{OZL}	-	-5.0	-50	_	-50	μА	V _{IH} or	V _O = 0.5 V	
Output HIGH leakage current	5.5	I _{CEX}	-	5.0	50	_	50	μA	V _{CC} or GND	V _O = 2.5 V	
Output HIGH current ¹	5.5	lo	-50	-	-180	-50	-180	mA		V _O = 2.5 V	
Quiescent supply current	5.5 5.5 5.5	I _{CCH} I _{CCL} I _{CCZ}	- - -	- - -	250 60 250	- - -	250 60 250	μA mA μA	V _{CC} or GND	outputs HIGH outputs LOW outputs 3-state	
Additional supply current per input pin ²	5.5	Δl _{CC}	-	0.5	1.5	-	1.5	m A	V _{CC} or GND	outputs 3-state; one input at 3.4 V	

NOTES:

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- 2. This is the increase in supply current for each input at 3.4 V.
- 3. For valid test results, data must not be loaded into the flip-flop or latch after applying the power.
- This parameter is valid for any V_{CC} between 0 V and 2.1 V, with a transition time of up to 10 ms. From V_{CC} = 2.1 V to V_{CC} = 5 V ±10%, a transition time of up to 100 µs is permitted. This note applies only to parts with the live insertion/extraction feature.

INTEGRATED CIRCUITS GENERAL PURPOSE

LOGIC ABT/ABT16 and MULTIBYTE series

ABT/AB	F16 & MULTIBYTE SERIES	ABT ABT16 MB
ATES		
)	Quad 2-input NAND gate	-0
2	Quad 2-input NOR gate	
1	Hex inverter	- 0
	Quad 2-input AND gate	
)	Triple 3-input NAND gate	
)	Dual 4-input NAND gate	
	Quad 2-input OR gate	
JFFERS	/LINE DRIVERS	
5	Quad buffer; 3-state	-0
26	Quad buffer; 3-state	-
10	Octal inverting buffer; 3-state	
10	16-bit inverting buffer; 3-state	
40-1	Octal inverting buffer with 30 Ω termination resistors; 3-state	
40-1	16-bit inverting buffer; 3-state	
41	Octal buffer/line driver; 3-state	- •
41	16-bit buffer/line driver; 3-state	
44	Octal buffer/line driver; 3-state	-0
44A	16-bit buffer/line driver: 3-state	
44-1	Octal buffer/line driver with 30 Ω termination resistors; 3-state	
44-1	16-bit buffer/line driver with 30 Ω termination resistors; 3-state	
40	Octal buffer; inverting; 3-state	
41	Octal buffer/line driver; 3-state	
27	10-bit buffer/line driver; non-inverting; 3-state	-
27A	20-bit buffer/line driver; non-inverting; 3-state	
240	Octal inverting buffer with 30 Ω termination resistors; 3-state	
240	16-bit inverting buffer; 3-state	
241	16-bit buffer/line driver; 3-state	
244	Octal buffer/line driver with 30 Ω termination resistors; 3-state	•
244	16-bit buffer/line driver with 30 Ω termination resistors; 3-state	
244	16-bit buffer/line driver; 3-state	
541	16-bit buffer/line driver; 3-state	
327	20-bit buffer/line driver; non-inverting; 3-state	 0
-tuno El	ID ELODON ATCHES	
-type FL 4	IP-FLOPS/LATCHES Dual D-tupe edge triggered flip-flop	
4 73	Dual D-type edge triggered flip-flop 16-bit D flip-flop	
73 73A	Octal D flip-flop	
73A 73A	16-bit D flip-flop	
73A 73A	Octal D-type transparent latch; 3-state	
73A 73B	16-bit D-type transparent latch; 3-state	-
74A	Octal D-type flip-flop; positive-edge trigger; 3-state	
74B	16-bit D-type flip-flop; positive-edge trigger; 3-state	
746 77	Octal D-type llip-flop with enable	
7 <i>7</i> 34		0
	Octal D-type flip-flop; inverting; 3-state	0
73A 74A	Octal D-type transparent latch; 3-state	-
74A	Octal D-type flip-flop; 3-state	
21 21 A	10-bit D-type flip-flop; positive-edge trigger; 3-state	
21A	20-bit D-type flip-flop; positive-edge trigger; 3-state	
	9-bit D-type flip-flop with reset and enable; 3-state	
	18-bit D-type flip-flop with reset and enable; 3-state	-0
23 23A	16 hit hus interfess register, non inverting, 2 state	
23A 25A	16-bit bus interface register; non-inverting; 3-state	
23A 25A 41	10-bit bus interface latch; 3-state	
23A 25A 41 41A	10-bit bus interface latch; 3-state 20-bit bus interface latch; 3-state	0
23A 25A 41 41A 43	10-bit bus interface latch; 3-state 20-bit bus interface latch; 3-state 9-bit bus interface latch with set and reset; 3-state	-0 -0
23A 25A 41 41A 43	10-bit bus interface latch; 3-state 20-bit bus interface latch; 3-state 9-bit bus interface latch with set and reset; 3-state 8-bit bus interface latch with set and reset; 3-state	0
23A 25A 41 41A 43 45 373	10-bit bus interface latch; 3-state 20-bit bus interface latch; 3-state 9-bit bus interface latch with set and reset; 3-state 8-bit bus interface latch with set and reset; 3-state 16-bit D-type transparent latch; 3-state	0 0
23A 25A 41 41A 43 45	10-bit bus interface latch; 3-state 20-bit bus interface latch; 3-state 9-bit bus interface latch with set and reset; 3-state 8-bit bus interface latch with set and reset; 3-state	- 0 - 0 - 0



INTEGRATED CIRCUITS GENERAL PURPOSE

ABT/ABT	ABT ABT16 MB		
2821	20-bit D-type flip-flop; positive-edge trigger; 3-state		
2823	18-bit D-type flip-flop with reset and enable; 3-state		
2841	20-bit bus interface latch; 3-state		
074	Synchronizing dual D-type flip-flop/clock driver	-0	
RANSCE	VERS		
245	Octal transceiver with direction pin; 3-state	-0	
45B	16-bit transceiver with direction pin; 3-state		
45-1	Octal transceiver with direction pin; 3-state	-0	
245A-1	16-bit transceiver with 30 Ω termination resistors and		
	direction pin; 3-state		
500C	18-bit universal bus tranceiver; 3-state		
501A	18-bit universal bus tranceiver; 3-state		
543	16-bit latched transceiver with dual enable; 3-state		
543A	Octal latched transceiver with dual enable; 3-state	-0	
2543	16-bit latched transceiver with dual enable and		
- 4 4	30 Ω termination resistors; 3-state		
544 620	Octal latched transceiver with dual enable; inverting; 3-state	-0	
520 523	Octal transceiver with dual enable; inverting; 3-state Octal transceiver with dual enable; non-inverting; 3-state	-0	
640	Octal transceiver with dual enable, non-inverting, 3-state Octal transceiver with direction pin; inverting; 3-state	-0	
646A	Octal bus transceiver/register; 3-state		
646	16-bit bus transceiver/register; 3-state		
648	Octal bus transceiver/register; inverting; 3-state		
551	Octal bus transceiver/register; inverting; 3-state	<u> </u>	
552A	Octal transceiver/register; non-inverting; 3-state	-0	
652	16-bit transceiver/register; non-inverting; 3-state		
657	Octal transceiver with parity generator/checker; 3-state	-0	
833	Octal transceiver with parity generator/checker; 3-state	-0	
853	8-bit transceiver with 9-bit parity checker/generator and flag latch;		
	3-state	-0	
861	10-bit bus transceiver; 3-state	-0	
863	9-bit bus transceiver; 3-state	-0	
899	9-bit dual latch transceiver with 8-bit parity generator/checker;		
000	3-state	-0	
899	16-bit dual latch transceiver with 8-bit parity generator/checker;	_	
952A	3-state Dual octal registered transceiver		
952A 1543	Dual octal latched transceiver with dual enable and clear; 3-state		
2052	16-bit registered transceiver; 3-state		
2245	Octal transceiver with direction pin; 3-state	-	
2245 2245	16-bit transceiver with direction pin; 3-state		
2543	16-bit latched transceiver with dual enable; 3-state		
2623	16-bit transceiver with dual enable; non-inverting; 3-state		
2646	16-bit bus transceiver/register; 3-state	ŏ	
2652	16-bit transceiver/register; non-inverting; 3-state	ŏ	
2861	Dual 10-bit bus transceiver; 3-state		
2952	Octal registered tranceiver; 3-state	0	
2953	Octal registered tranceiver; inverting; 3-state		
3205	10-bit BTL transceiver		