## FEATURES

## Narrow body SOIC 8-lead package

Low power operation
5 V operation:
1.1 mA per channel max. @ 0-2 Mbps
3.7 mA per channel max. @ 10 Mbps

10 mA per channel max @ 30 Mbps
3 V operation:
0.8 mA per channel max. @ 0-2 Mbps
2.2 mA per channel max. @ 10 Mbps
6.3 mA per channel max. @ 30 Mbps

Bidirectional communication
3 V/5 V level translation
High temperature operation: $105^{\circ} \mathrm{C}$
High data rate: DC-30 Mbps (NRZ)
Precise timing characteristics:
3 ns max. pulsewidth distortion
3 ns max. channel-to-channel matching
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{~ k V / \mu s}$
Safety and regulatory approvals (pending)
UL recognition
2500 V rms for 1 minute per UL 1577
CSA component acceptance notice \#5A
VDE certificate of conformity
DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01
DIN EN 60950 (VDE 0805):2001-12;EN 60950:2000
$V_{\text {Iorm }}=560 \mathrm{~V}$ peak

## APPLICATIONS

## Size-critical multichannel isolation

SPI ${ }^{\oplus}$ interface/data converter isolation
RS-232/422/485 transceiver isolation
Digital fieldbus isolation

## DESCRIPTION

The ADuM120x are two-channel digital isolators based on Analog Devices' iCoupler ${ }^{\ominus}$ technology. Combining high speed CMOS and monolithic transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, $i$ Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple, iCoupler digital interfaces and stable performance characteristics. The need for external drivers and other discretes is eliminated with these iCoupler products. Furthermore, $i$ Coupler devices run at one-tenth to one-sixth the power consumption of optocouplers at comparable signal data rates.

The ADuM120x isolators provide two independent isolation channels in a variety of channel configurations and data rates (see Ordering Guide). Both ADuM120x models operate with the supply voltage of either side ranging from 2.7 V to 5.5 V , providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM120x provides low pulsewidth distortion ( $<3 \mathrm{~ns}$ for CRW grade), and tight channel-to-channel matching ( $<3$ ns for CRW grade). Unlike other optocoupler alternatives, the ADuM120x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM1200 Functional Block Diagram


Figure 2. ADuM1201 Functional Block Diagram

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.326.8703 © 2003 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features 1
Applications. .....  1
DESCRIPTION .....  1
FUNCTIONAL BLOCK DIAGRAMS .....  1
Electrical Characteristics-5 V Operation ${ }^{1}$ .....  3
Electrical Characteristics-3 V Operation ${ }^{1}$ .....  5
Electrical Characteristics—Mixed $5 \mathrm{~V} / 3 \mathrm{~V}$ or $3 \mathrm{~V} / 5 \mathrm{~V}$
Operation ${ }^{1}$ ..... 7
Package Characteristics ..... 10
Regulatory Information ..... 11
Insulation and Safety-Related Specifications ..... 11
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics ..... 12
Recommended Operation Conditions ..... 12
Absolute Maximum Ratings ..... 13
Pin Configurations And Pin Function Descriptions. ..... 14
Pin Configurations ..... 14
Pin Function Descriptions ..... 14
Typical Performance Characteristics. ..... 15
Application Information. ..... 16
PC Board Layout ..... 16
Propagation Delay-Related Parameters. ..... 16
DC Correctness and Magnetic Field Immunity ..... 16
Power Consumption ..... 17
Outline Dimensions ..... 18
Ordering Guide ..... 18

## REVISION HISTORY

Revision 0: Initial Version

## ELECTRICAL CHARACTERISTICS—5 V OPERATION1

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All Min/Max specifications apply over the entire recommended operation range unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$.
Table 1.

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | Idoi(e) |  | 0.50 | 0.6 | mA |  |
| Output Supply Current, per Channel, Quiescent | IDDo(Q) |  | 0.19 | 0.25 | mA |  |
| ADuM1200, Total Supply Current, Two Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1(e) |  | 1.1 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | IDD2(Q) |  | 0.5 | 0.7 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{IDD1}(10)$ |  | 4.3 | 5.5 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{IDD2}(10)$ |  | 1.3 | 1.8 | mA | 5 MHz logic signal freq. |
| 30 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1(30) |  | 12 | 16 | mA | 15 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{IDD2}(30)$ |  | 3.3 | 4.0 | mA | 15 MHz logic signal freq. |
| ADuM1201, Total Supply Current, Two Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1(0) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2(e) |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbpss (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | ldDi(10) |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | ldD2(10) |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| 30 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1(30)}$ |  | 7.5 | 9.5 | mA | 15 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | ldD2(3) |  | 7.5 | 9.5 | mA | 15 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $l_{\text {IA, }}, l_{\text {IB }}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\mathrm{IB}} \leq \mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{H}}$ | 0.7 VDD |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  | 0.3 VDD | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {оан, }} \mathrm{V}_{\text {овн }}$ | $\mathrm{V}_{\mathrm{DO} 12}-0.1$ | 5.0 |  | V | $\mathrm{I}_{0 \mathrm{x}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $\mathrm{V}_{\text {DO } 12}-0.4$ | 4.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | Voal, Vobl |  | 0.0 | 0.1 | V | $\mathrm{loxx}^{\prime}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{lL}}$ |


| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xARW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 1000 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{tPHL}^{\text {tpLH }}$ | 50 |  | 100 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulsewidth Distortion, \|tpr--tprl| ${ }^{5}$ | PWD |  |  | 40 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tPSK |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tPSKCD/OD |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Output Rise/Fall Time (10\%-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| ADuM120xBRW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 100 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 50 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulsewidth Distortion, $\mid \mathrm{tpLH}^{-}$tphl $\left.\right\|^{5}$ | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {Psk }}$ |  |  | 15 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSkco }}$ |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tpskod |  |  | 15 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\%-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM120xCRW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  | 20 | 33 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 30 | 50 |  | Mbps | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | tphl, tplu | 20 |  | 45 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Pulsewidth Distortion, $\mid \mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}{ }^{5}$ | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 15 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tPSkco |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tPskod |  |  | 15 | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Output Rise/Fall Time (10\%-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHZ, }} \mathrm{t}_{\text {PLH }}$ |  | 3 | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpzH, tpzL |  | 3 | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CMH| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1 \mathrm{DD2} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | \|CML| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | IDDI(D) |  | 0.19 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | $\mathrm{IDDO}(\mathrm{D})$ |  | 0.05 |  | mA/Mbps |  |

## ELECTRICAL CHARACTERISTICS—3 V OPERATION1

$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$. All Min/Max specifications apply over the entire recommended operation range unless otherwise noted. All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.
Table 2.

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI(Q) |  | 0.26 | 0.35 | mA |  |
| Output Supply Current, per Channel, Quiescent | IdDo(e) |  | 0.11 | 0.20 | mA |  |
| ADuM1200, Total Supply Current, Two Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1(0) |  | 0.6 | 1.0 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | IDD2(0) |  | 0.2 | 0.5 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbpss (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\operatorname{ldDI}(10)$ |  | 2.2 | 3.4 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\operatorname{ldD2}$ (10) |  | 0.7 | 1.0 | mA | 5 MHz logic signal freq. |
| 30 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD1 }}$ Supply Current | ldD1(30) |  | 6.2 | 10.0 | mA | 15 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | IDD2(30) |  | 1.8 | 2.5 | mA | 15 MHz logic signal freq. |
|  |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1(0) |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\mathrm{IDD2}(0)$ |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{IDDI}(10)$ |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $V_{\text {DD2 }}$ Supply Current | $\operatorname{ldD2}(10)$ |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| 30 Mbps (CRW Grade Only) ${ }^{\text {a }}$ |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1(30)}$ |  | 4.0 | 6.2 | mA | 15 MHz logic signal freq. |
| $V_{\text {DD2 } 2}$ Supply Current | IDD2(30) |  | 4.0 | 6.2 | mA | 15 MHz logic signal freq. |
| For All Models |  |  |  |  |  |  |
| Input Currents | $l_{1 A}, l_{\text {I }}$ | -10 | 0.01 | 10 | $\mu \mathrm{A}$ | $0 \leq \mathrm{V}_{1 A}, \mathrm{~V}_{\mathrm{B}}, \leq \mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ |
| Logic High Input Threshold | $\mathrm{V}_{1}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ |  |  | 0.3VDD |  |  |
| Logic High Output Voltages | $V_{\text {оан, }} \mathrm{V}_{\text {овн }}$ | $V_{\text {DD1, } 2}-0.1$ | 3.0 |  | V | $\mathrm{I}_{0 \mathrm{x}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
|  |  | $\mathrm{V}_{\mathrm{DD} 1,2}-0.4$ | 2.8 |  | V | $\mathrm{lox}_{0}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | Voal, Vobl, |  | 0.0 | 0.1 | V | $\mathrm{loxx}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IXL }}$ |
|  |  |  | 0.04 | 0.1 | V | $\mathrm{loxx}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\text {lxL }}$ |


| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM120xARW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 1000 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{tPHL}^{\text {t }}$ PLH | 50 |  | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulsewidth Distortion, $\mid t_{\text {tLH }}-$ t $\left._{\text {PHL }}\right\|^{5}$ | PWD |  |  | 40 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tpskco/od |  |  | 50 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\%-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 10 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| ADuM120xBRW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  |  | 100 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $t_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 |  | 60 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulsewidth Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PSK }}$ |  |  | 22 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tPskod |  |  | 22 | ns | $C \mathrm{~L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\%-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns | $C_{L}=15 \mathrm{pF}$, CMOS signal levels |
| ADuM120xCRW |  |  |  |  |  |  |
| Minimum Pulsewidth ${ }^{3}$ | PW |  | 20 | 33 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 30 | 50 |  | Mbps | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | tphl, tply | 20 |  | 55 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulsewidth Distortion, $\mid t_{\text {tLH }}-\mathrm{t}_{\text {PHL }}{ }^{5}$ | PWD |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change Versus Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 16 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Co-Directional Channels ${ }^{7}$ | tpskco |  |  | 3 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKOD }}$ |  |  | 16 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\%-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3.0 |  | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLH }}$ |  | 3 | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | tpze, tpzL |  | 3 | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Rise/Fall Time (10\%-90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 3 |  | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CMH| | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{1 \mathrm{x}}=\mathrm{V}_{\mathrm{DD1DD2}}, ~ \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common Mode Transient Immunity at Logic Low Output ${ }^{8}$ | $\left\|C M_{L}\right\|$ | 25 | 35 |  | kV/ $/$ s | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | IDDI(D) |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | IDDo(D) |  | 0.03 |  | mA/Mbps |  |

## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION ${ }^{1}$

$5 \mathrm{~V} / 3 \mathrm{~V}$ operation: $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V} .3 \mathrm{~V} / 5 \mathrm{~V}$ operation: $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$. All Min/Max specifications apply over the entire recommended operation range unless otherwise noted.
All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.
Table 3.

| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current, per Channel, Quiescent | IDDI(Q) |  |  |  | mA |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.50 | 0.6 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.26 | 0.35 | mA |  |
| Output Supply Current, per Channel, Quiescent | IDDo(Q) |  |  |  | mA |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.11 | 0.20 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.19 | 0.25 | mA |  |
| ADuM1200, Total Supply Current, Two Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | IDD1(0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.1 | 1.4 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.6 | 1.0 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\text {DD2 }}$ Supply Current | lod2(0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.2 | 0.5 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.5 | 0.7 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\operatorname{ldD1}(10)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 4.3 | 5.5 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.2 | 3.4 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{ldD2}(10)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.7 | 1.0 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.3 | 1.8 | mA | 5 MHz logic signal freq. |
| 30 Mbps (CRW Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD1}}$ Supply Current | $\mathrm{ldD1(30)}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 12 | 16 | mA | 15 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 6.2 | 10.0 | mA | 15 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | ldD2(30) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.8 | 2.5 | mA | 15 MHz logic signal freq. |
| 3 V/5 V Operation |  |  | 3.3 | 4.0 | mA | 15 MHz logic signal freq. |
| ADuM1201, Total Supply Current, Two Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1(0)}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2(0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.4 | 0.8 | mA | DC to 1 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.8 | 1.1 | mA | DC to 1 MHz logic signal freq. |
| 10 Mbps (BRW and CRW Grades Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\operatorname{ldDI}(10)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2(10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.5 | 2.2 | mA | 5 MHz logic signal freq. |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.8 | 3.5 | mA | 5 MHz logic signal freq. |



| Parameter | Symbol | Min. | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 3.0 |  | ns |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |
| For All Models |  |  |  |  |  |  |
| Output Disable Propagation Delay (High/Low to High Impedance) | $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLH }}$ |  | 3 | 5 | ns | $C_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Output Enable Propagation Delay (High Impedance to High/Low) | $\mathrm{t}_{\text {Pzh, }} \mathrm{t}_{\text {PzL }}$ |  | 3 | 5 | ns | $C_{L}=15 p F, C M O S$ signal levels |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \| $\mathrm{CMH} \mid$ | 25 | 35 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{DD} 10022} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | \| $\mathrm{CM}^{\text {L }}$ \| | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.2 |  | Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.1 |  | Mbps |  |
| Input Dynamic Supply Current, per Channel ${ }^{9}$ | IDDI(D) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.19 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.10 |  | mA/Mbps |  |
| Output Dynamic Supply Current, per Channel ${ }^{9}$ | IDDI(D) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.03 |  | mA/Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.05 |  | mA/Mbps |  |

## NOTES

1 All voltages are relative to their respective ground.
2 Supply current values are for both channels combined running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section on page 17. See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through Figure 11 for total loD1 and loD2 supply currents as a function of data rate for ADuM1200 and ADuM1201 channel configurations.
3 The minimum pulsewidth is the shortest pulsewidth at which the specified pulsewidth distortion is guaranteed.
4 The maximum data rate is the fastest data rate at which the specified pulsewidth distortion is guaranteed.
$5 \mathrm{t}_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $\mathrm{V}_{\mathrm{Ox}}$ signal. $\mathrm{t}_{\mathrm{PLH}}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{0 \times}$ signal.
$6 t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ and/or $t_{\text {PLH }}$ that will be measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions
7 Co-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
$8 \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate than can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
9 Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information on per-channel supply current for unloaded and loaded conditions. See Power Consumption section on page 17 for guidance on calculating per-channel supply current for a given data rate.

## PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-Output) ${ }^{1}$ | R-o |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-Output) ${ }^{1}$ | C1-0 |  | 1.0 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance | $\mathrm{C}_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta_{\mathrm{jci}}$ |  | 46 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta_{\text {jco }}$ |  | 41 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | at center of package underside |

[^0]
## REGULATORY INFORMATION

The ADuM120x will be approved by the following organizations upon product release:
Table 5.

| UL | CSA | VDE |
| :--- | :--- | :--- |
| Recognized under 1577 <br> component recognition program |  |  |
|  | Approved under CSA Component | Certified according to: |
|  |  | DIN EN 60747-5-2 (VDE 0884 Part 2):2003-01² |

NOTES
1 In accordance with UL1577, each ADuM120x is proof tested by applying an insulation test voltage $\geq 3000 \mathrm{~V}$ rms for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ )
2 In accordance with DIN EN 60747-5-2, each ADuM120x is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ).

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

| Parameter | Symbol | Value | Unit | Conditions |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage | L(I01) | 2500 | 4.90 min. | mm rms |
| Minimum External Air Gap (Clearance) | L(IO2) | 4.01 min. | mm | 1 minute duration. <br> Measured from input terminals to output terminals, <br> shortest distance through air. |
| Minimum External Tracking (Creepage) <br> Mhorest from input terminals to output terminals, <br> shortance path along body. |  |  |  |  |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 min. | mm | Insulation distance through insulation. <br> Tracking Resistance (Comparative Tracking Index) |
| CTI | $>175$ <br> Isolation Group | V | DIN IEC 112/VDE 0303 Part 1. <br> Material Group (DIN VDE 0110, 1/89, Table 1). |  |

DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS
Table 7.

| Description | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: |
| Installation classification per DIN VDE 0110 <br> For Rated Mains Voltage $\leq 150 \mathrm{~V} \mathrm{rms}$ <br> For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms <br> For Rated Mains Voltage $\leq 400$ V rms |  | $\begin{aligned} & \text { I-IV } \\ & \text { I-III } \\ & \text { I-II } \end{aligned}$ |  |
| Climatic Classification |  | 40/105/21 |  |
| Pollution Degree (DIN VDE 0110, Table 1) |  | 2 |  |
| Maximum Working Insulation Voltage | VIorm | 560 | $\checkmark$ peak |
| Input to Output Test Voltage, Method b1 <br> $\mathrm{V}_{\text {IORM }} \times 1.875=\mathrm{V}_{\text {PR, }} 100 \%$ Production Test, <br> $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ | $\mathrm{V}_{\text {PR }}$ | 1050 | $\checkmark$ peak |
| Input to Output Test Voltage, Method a <br> After Environmental Tests Subgroup 1) <br> $V_{\text {IORM }} \times 1.6=V_{\text {PR, }} \mathrm{t}_{\mathrm{m}}=60$ sec, Partial Discharge $<5 \mathrm{p} \mathrm{C}$ <br> After Input and/or Safety Test Subgroup 2/3) <br> $V_{\text {IORM }} \times 1.2=V_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{p} \mathrm{C}$ | $\mathrm{V}_{\text {PR }}$ | $\begin{aligned} & 896 \\ & 672 \end{aligned}$ | V peak <br> V peak |
| Highest Allowable Overvoltage (Transient Overvoltage, $\mathrm{t}_{\mathrm{R}}=10 \mathrm{sec}$ ) | $\mathrm{V}_{\text {TR }}$ | 4000 | $\checkmark$ peak |
| Safety-Limiting Values (Maximum value allowed in the event of a failure, also see Thermal Derating Curve, Figure 3) <br> Case Temperature <br> Side 1 Current <br> Side 2 Current | $\begin{aligned} & \mathrm{T}_{\mathrm{s}} \\ & \mathrm{I}_{\mathrm{s} 1} \\ & \mathrm{I}_{\mathrm{s} 2} \end{aligned}$ | $\begin{aligned} & 150 \\ & 265 \\ & 335 \\ & \hline \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ mA mA |
| Insulation Resistance at $\mathrm{T}_{5}, \mathrm{~V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

This isolator is suitable for "basic isolation" only within the safety limit data. Maintenance of the safety data shall be ensured by means of protective circuits.
"*" marking on packages denotes DIN EN 60747-5-2 approval for 560 V peak working voltage.


Figure 3. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

## RECOMMENDED OPERATION CONDITIONS

| Parameter | Symbol | Min. | Max. | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1,2}$ | 2.7 | 5.5 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms | NOTES

1 All voltages are relative to their respective ground.
See the DC Correctness and Magnetic Field Immunity section on page 16 for information on immunity to external magnetic fields.

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Storage Temperature | $\mathrm{T}_{\text {ST }}$ | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | 100 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $V_{D D 1}, V_{\text {DD } 2}$ | -0.5 | 7.0 | V |
| Input Voltage ${ }^{1,2}$ | $\mathrm{V}_{\mathrm{IA}}, \mathrm{V}_{\mathrm{IB}}, \mathrm{V}_{\mathrm{I},}, \mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2}$ | -0.5 | $\mathrm{V}_{\text {DII }}+0.5$ | V |
| Output Voltage ${ }^{1,2}$ | $\mathrm{V}_{\text {OA, }} \mathrm{V}_{\text {OB, }} \mathrm{V}_{\text {OC }}$ | -0.5 | $\mathrm{V}_{\text {DDO }}+0.5$ | V |
| Average Output Current, Per Pin ${ }^{3}$ | Io | -35 | 35 | mA |
| Common-Mode Transients ${ }^{4}$ |  | -100 | +100 | kV/ $/ \mathrm{s}$ |

## NOTES

1 All voltages are relative to their respective ground.
$2 V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of a given channel, respectively.
${ }^{3}$ See Figure 3 for maximum rated current values for various temperatures.
4 Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Rating may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; Functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Ambient temperature $=$ $25^{\circ} \mathrm{C}$ unless otherwise noted.

## ESD Caution

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## WARNING! sornilitl <br> esd sensitive device

Table 8. ADuM1200 Truth Table (Positive Logic)

| VIA Input | $\mathrm{V}_{\text {IB }}$ Input | $V_{\text {DD } 1}$ State | VDD2 State | VoA Output | Vos Output | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered | L | H |  |
| X | X | Unpowered | Powered | H | H | Outputs returns to input state within $1 \mu$ of VDI power restoration. |
| X | X | Powered | Unpowered | Indeterminate | Indeterminate | Outputs returns to input state within $1 \mu \mathrm{~s}$ of VDDo power restoration. |

Table 9. ADuM1201 Truth Table (Positive Logic)

| $\mathrm{V}_{\text {IA }}$ Input | $\mathrm{V}_{\text {IB }}$ Input | V DD 1 State | V DD2 State | VoA Output | Vob Output | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | Powered | Powered | H | H |  |
| L | L | Powered | Powered | L | L |  |
| H | L | Powered | Powered | H | L |  |
| L | H | Powered | Powered | L | H |  |
| X | X | Unpowered | Powered | Indeterminate | H | Outputs returns to input state within $1 \mu$ of VDII power restoration. |
| X | X | Powered | Unpowered | H | Indeterminate | Outputs returns to input state within $1 \mu$ of $V_{\text {DDo }}$ power restoration. |

## PIN CONFIGURATIONS AND PIN FUNCTION DESCRIPTIONS

## PIN CONFIGURATIONS



Figure 4. DuM1200 Pin Configuration


Figure 5. ADuM1201 Pin Configuration

## PIN FUNCTION DESCRIPTIONS

Table 9. ADuM1200 Pin Function Descriptions

| Pin <br> No. | Mnemonic | Function |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\mathrm{DD} 1}$ | Supply voltage for isolator Side 1, 2.7 V to <br> 5.5 V. |
| 2 | $\mathrm{~V}_{\mathrm{IA}}$ | Logic input A. |
| 3 | $\mathrm{~V}_{\mathrm{IB}}$ | Logic input B. |
| 4 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 5 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 6 | $\mathrm{~V}_{\mathrm{OB}}$ | Logic output B. |
| 7 | $\mathrm{~V}_{\mathrm{OA}}$ | Logic output A. |
| 8 | $\mathrm{~V}_{\mathrm{DD} 2}$ | Supply voltage for isolator Side 2, 2.7 V to <br> 5.5 V. |

Table 10. ADuM1201 Pin Function Descriptions

| Pin <br> No. | Mnemonic | Function |
| :--- | :--- | :--- |
| 1 | $\mathrm{~V}_{\mathrm{DD} 1}$ | Supply voltage for isolator Side 1, 2.7 V to <br> 5.5 V. |
| 2 | $\mathrm{~V}_{\mathrm{OA}}$ | Logic output A. |
| 3 | $\mathrm{~V}_{\mathrm{IB}}$ | Logic input B. |
| 4 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for isolator Side 1. |
| 5 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for isolator Side 2. |
| 6 | $\mathrm{~V}_{\mathrm{OB}}$ | Logic output B. |
| 7 | $\mathrm{~V}_{\mathrm{IA}}$ | Logic input A. |
| 8 | $\mathrm{~V}_{\mathrm{DD} 2}$ | Supply voltage for isolator Side 2, 2.7 V to <br> 5.5 V. |

## Preliminary Technical Data

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 6. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation.


Figure 7. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)


Figure 8. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)


Figure 9. Typical ADuM1200 VDDI Supply Current vs. Data Rate for 5 V and 3 V Operation.


Figure 10. Typical ADuM1200 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation.


Figure 11. Typical ADuM1201 VDD1 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation.

## APPLICATION INFORMATION

## PC BOARD LAYOUT

The ADuM120x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm .

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the length of time it takes for a logic signal to propagate through a component. The propagation delay to a logic low output may differ from the propagation delay to a logic high.


Figure 12. Propagation Delay Parameters

Pulsewidth distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the input signal's timing is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs among channels within a single ADuM120x component.

Propagation delay skew refers to the maximum amount the propagation delay differs among multiple ADuM120x components operated under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent via the transformer to the decoder. The decoder is bistable and is therefore either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than $2 \mu \mathrm{~s}$, a periodic set of "refresh" pulses indicative of the correct input state are sent to ensure "dc correctness" at the output. If the decoder receives no pulses for more than about $5 \mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 8) by the watchdog timer circuit.

The ADuM120x is extremely immune to external magnetic fields. The limitation on the ADuM120x's magnetic field immunity is set by the condition in which induced voltage in the transformer's "receiving" coil is sufficiently large to either falsely set or reset the decoder. The analysis below defines the conditions under which this may occur. The 3 V operating condition of the ADuM120x is examined as it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at about 0.5 V , therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the "receiving" coil is given by:

$$
V=(-d \beta / d t) \sum \Pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is magnetic flux density (gauss)
$N$ is the number of turns in the receiving coil
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil ( cm )
Given the geometry of the receiving coil in the ADuM120x and an imposed requirement that the induced voltage be at most $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in below in Figure 13.


Figure 13. Maximum Allowable External Magnetic Flux Density.
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and will not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and was of the worst case polarity) it would reduce the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V -still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM120x transformers. Figure 14 expresses these allowable current magnitudes as a function of frequency for selected distances. As can be seen, the ADuM120x is extremely immune and can be affected
only by extremely large currents operated at high frequency and very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM120x to affect the component's operation.


Figure 14. Maximum Allowable Current for Various Current-to-ADuM120x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM120x isolator is a function of the supply voltage, the channel's data rate, and the channel's output load.

For each input channel, the supply current is given by:

$$
I_{D D I}=I_{D D I(Q)}
$$

$$
f \leq 0.5 f_{r}
$$

$$
I_{D D I}=I_{D D I(D)} \times\left(2 f-f_{r}\right)+I_{D D I(Q)} \quad \mathrm{f}>0.5 f_{r}
$$

For each output channel, the supply current is given by:

$$
\begin{array}{ll}
I_{D D O}=I_{D D O(Q)} & f \leq 0.5 f_{r} \\
I_{D D O}=\left(I_{D D O(D)}+10^{6} \times C_{L} V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} & f>0.5 f_{r}
\end{array}
$$

where
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps)
$C_{L}$ is output load capacitance ( pF )
$V_{D D O}$ is the output supply voltage (V)
$f$ is the input logic signal frequency $(\mathrm{MHz}$, half of the input data rate, NRZ signaling)
$f_{r}$ is the input stage refresh rate (Mbps)
$I_{D D I(Q)}, I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA)

To calculate the total IDD1 and IDD2 supply current, the supply currents for each input and output channel corresponding to $\mathrm{I}_{\mathrm{DD} 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ are calculated and totaled. Figure 6 and Figure 7 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 provides perchannel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 provide total $I_{D D 1}$ and $\mathrm{I}_{\mathrm{DD} 2}$ supply current as a function of data rate for ADuM1200 and ADuM1201 channel configurations.

## OUTLINE DIMENSIONS



Figure 15. 8-Lead Standard Small Outline Package [SOIC]— Narrow Body (R-8)

## ORDERING GUIDE

Table 11. Ordering Guide

| Model | Number of Inputs, $V_{D D 1}$ Side | Number of Inputs, $V_{\text {DD2 }}$ Side | Max. <br> Data Rate (Mbps) | Max. <br> Propagation <br> Delay, 5 V (ns) | Max. <br> Pulsewidth Distortion (ns) | Channel-to-Channel Matching, Co-Directional Channels (ns) | Package Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1200AR* | 2 | 0 | 1 | 100 | 40 | 40 | 8-Lead Narrow Body SOIC |
| ADuM1200BR* | 2 | 0 | 10 | 50 | 3 | 3 | 8-Lead Narrow Body SOIC |
| ADuM1200CR* | 2 | 0 | 30 | 45 | 3 | 3 | 8-Lead Narrow Body SOIC |
| ADuM1201AR* | 1 | 1 | 1 | 100 | 40 | 40 | 8-Lead Narrow Body SOIC |
| ADuM1201BR* | 1 | 1 | 10 | 50 | 3 | 3 | 8-Lead Narrow Body SOIC |
| ADuM1201CR* | 1 | 1 | 30 | 45 | 3 | 3 | 8-Lead Narrow Body SOIC |

NOTE

* Tape and Reel is available. The addition of an "-RL7" suffix designates a 7" (1000 units) tape and reel option

ADI Site Navigation

## Data Converters

## ADUM1200

Description
Data Sheets
Selection Tables
Technical Library
Product Highlights
Package/Price Information
Order Samples

All Design Resources

Select a resource...

## Package/Price Info

For detailed packaging information, please select the Data Sheets button. Price and Availability Section

Pricing displayed for Evaluation Boards and Kits is based on 1-piece pricing.

| Model | Status | Package <br> Description | Pin <br> Count | Temperature <br> Range | Price* $_{(100-499)}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ADUM1200AR | Pre-Release | SOIC 150 MIL | 8 | Industrial | - |
| ADUM1200ARZ | Pre-Release | SOIC 150 MIL | 8 | Industrial | - |
| ADUM1200BR | Pre-Release | SOIC 150 MIL | 8 | Industrial | - |
| ADUM1200BRZ | Pre-Release | SOIC 150 MIL | 8 | Industrial | - |
| ADUM1200CR | Pre-Release | SOIC 150 MIL | 8 | Industrial | - |
| ADUM1200CRZ | Pre-Release | SOIC 150 MIL | 8 | Industrial | - |
| ADUM1200XA | Production | SOIC 150 MIL | 8 | Industrial | - |
| ADUM1200XB | Production | SOIC 150 MIL | 8 | Industrial | - |
| ADUM1200XC | Production | SOIC 150 MIL | 8 | Industrial | - |

Pricing is not available for pre-release parts, please contact: /salesdir/>Sales and Distributors

[^1]
[^0]:    NOTE
    ${ }_{1}$ Device considered a two-terminal device: Pins $1,2,3,4,5,6,7$, and 8 shorted together and Pins $9,10,11,12,13,14,15$, and 16 shorted together.
    1 Input capacitance is from any input data pin to ground.

[^1]:    Privacy About This Site Contact ADI Site Map | Registration © 1995-2004 Analog Devices, Inc. All Rights Reserved.

