

Agilent HCPL-520x, HCPL-523x, HCPL-623x, HCPL-625x, 5962-88768, 5962-88769 Hermetically Sealed Low IF, Wide VCC, Logic Gate Optocouplers Data Sheet

#### Description

These units are single, dual and quad channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature range and can be purchased as either standard product or with full MIL-PRF-38534 Class Level H or K testing or from the appropriate DSCC Drawing. All devices are manufactured and tested on a MIL-PRF-38534 certified line and are included in the DSCC Qualified Manufacturers List QML-38534 for Hybrid Microcircuits.

Each channel contains an AlGaAs light emitting diode which is optically coupled to an integrated high gain photon detector. The detector has a threshold with hysteresis which provides differential mode noise immunity and eliminates the potential for output signal chatter. The detector in the single channel units has a tristate output stage which allows for direct connection to data buses. The output is noninverting. The detector IC has an internal shield that provides a guaranteed common mode transient immunity of up to 10,000 V/ $\mu$ s. Improved power supply rejection eliminates the need for special power supply bypass precautions.

#### Applications

- Military and Space
- High Reliability Systems
- Transportation and Life Critical Systems
- High Speed Line Receiver
- Isolated Bus Driver (Single Channel)
- Pulse Transformer Replacement
- Ground Loop Elimination
- Harsh Industrial Environments
- Computer-Peripheral Interfaces

#### **Features**

- Dual Marked with Device Part Number and DSCC Standard Microcircuit Drawing
- Manufactured and Tested on a MIL-PRF-38534 Certified Line
- QML-38534, Class H and K
- Four Hermetically Sealed Package Configurations
- Performance Guaranteed over -55°C to +125°C
- Wide V<sub>CC</sub> Range (4.5 to 20 V)
- 350 ns Maximum Propagation Delay
- CMR: > 10,000 V/µs Typical
- 1500 Vdc Withstand Test Voltage
- Three State Output Available
- High Radiation Immunity
- HCPL-2200/31 Function Compatibility
- Reliability Data Available
- Compatible with LSTTL, TTL, and CMOS Logic


A 0.1 mF bypass capacitor must be connected between V<sub>CC</sub> and GND pins.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.



## Functional Diagram

Multiple Channel Devices Available



Package styles for these parts are 8 pin DIP through hole (case outline P), 16 pin DIP flat pack (case outline F), and leadless ceramic chip carrier (case outline 2). Devices may be purchased with a variety of lead bend and plating options, see Selection Guide Table for details. Standard Microcircuit Drawing (SMD) parts are available for each package and lead style. Because the same electrical die (emitters and detectors) are used for each channel of each device listed in this data sheet, absolute maximum ratings, recommended operating conditions, electrical specifications, and performance characteristics shown in the figures are identical for all parts. Occasional exceptions exist due to package variations and limitations and are as noted. Additionally, the same package assembly processes and materials are used in all devices. These similarities give justification for the use of data obtained from one part to represent other part's performance for die related reliability and certain limited radiation test results.

#### Truth Tables (Positive Logic) Multichannel Devices

Multichannel Devices					
Input	Output				
On (H)	Н				
Off (L)	L				

Single Channel Devices							
Input	Enable	Output					
On (H)	Н	Z					
Off (L)	Н	Z					
On (H)	L	Н					
Off (L)	L	L					

#### **Functional Diagrams**

8 Pin DIP	8 Pin DIP	16 Pin Flat Pack	20 Pad LCCC
Through Hole	Through Hole	Unformed Leads	Surface Mount
1 Channel	2 Channels	4 Channels	2 Channels
$1 \qquad V_{CC} \qquad 8$ $2 \qquad V_{CC} \qquad 7$ $3 \qquad V_{E} \qquad 6$ $4 \qquad GND \qquad 5$	$1 \qquad V_{CC} \qquad 8$ $2 \qquad V_{CC} \qquad 8$ $2 \qquad V_{CC} \qquad 6$ $4 \qquad GND \qquad 5$	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$19$ $20$ $20$ $2$ $2$ $3$ $V_{CC2}$ $13$ $12$ $13$ $12$ $12$ $13$ $12$ $12$ $10$ $7$ $8$

Note: Multichannel DIP and flat pack devices have common V<sub>CC</sub> and ground. Single channel DIP has an enable pin 6. LCCC (leadless ceramic chip carrier) package has isolated channels with separate V<sub>CC</sub> and ground connections.


Package	8 Pin DIP	8 Pin DIP	16 Pin Flat Pack	20 Pad LCCC	
Lead Style	Through Hole	Through Hole	Unformed Leads	Surface Mount	
Channels	1	2	4	2	
Common Channel Wiring	None	V <sub>cc</sub> GND	V <sub>cc</sub> GND	None	
Agilent Part Number and Optio	ons				
Commercial	HCPL-5200	HCPL-5230	HCPL-6250	HCPL-6230	
MIL-PRF-38534 Class H	HCPL-5201	HCPL-5231	HCPL-6251	HCPL-6231	
MIL-PRF-38534 Class K	HCPL-520K	HCPL-523K	HCPL-625K	HCPL-623K	
Standard Lead Finish	Gold Plate	Gold Plate	Gold Plate	Solder Pads	
Solder Dipped*	Option 200	Option 200			
Butt Joint/Gold Plate	Option 100	Option 100			
Gull Wing/Soldered*	Option 300	Option 300			
Class H SMD Part Number					
Prescript for all below	5962-	5962-	5962-	5962-	
Either Gold or Soldered	8876801PX	8876901PX	8876903FX	88769022X	
Gold Plate	8876801PC	8876901PC	8876903FC		
Solder Dipped*	8876801PA	8876901PA		88769022A	
Butt Joint/Gold Plate	8876801YC	8876901YC			
Butt Joint/Soldered*	8876801YA	8876901YA			
Gull Wing/Soldered*	8876801XA	8876901XA			
Class K SMD Part Number	<b>L</b>				
Prescript for all below	5962-	5962-	5962-	5962-	
Either Gold or Soldered	8876802KPX	8876904KPX	8876906KFX	8876905K2X	
Gold Plate	8876802KPC	8876904KPC	8876906KFC		
Solder Dipped*	8876802KPA	8876904KPA		8876905K2A	
Butt Joint/Gold Plate	8876802KYC	8876904KYC			
Butt Joint/Soldered*	8876802KYA	8876904KYA			
Gull Wing/Soldered*	8876802KXA	8876904KXA			

# Selection Guide-Package Styles and Lead Configuration Options


\* Solder contains lead

#### **Outline Drawings**

8 Pin DIP Through Hole, 1 and 2 Channel




NOTE: DIMENSIONS IN MILLIMETERS (INCHES).



16 Pin Flat Pack, 4 Channels






Leaded Device Marking



**\*QUALIFIED PARTS ONLY** 

**Leadless Device Marking** 



**\*QUALIFIED PARTS ONLY** 


# Hermetic Optocoupler Options

Option	Description
100	Surface mountable hermetic optocoupler with leads trimmed for butt joint assembly. This option is available on commercial and hi-rel product in 8 pin DIP (see drawings below for details). 4.32 (0.170) 4.32 (0.170) 1.14 (0.045) 1.14 (0.045) 1.14 (0.055) 2.29 (0.090) 2.79 (0.110) NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
200	Lead finish is solder dipped rather than gold plated. This option is available on commercial and hi-rel product in 8 pin DIP. DSCC Drawing part numbers contain provisions for lead finish. All leadless chip carrier devices are delivered with solder dipped terminals as a standard feature.
300	Surface mountable hermetic optocoupler with leads cut and bent for gull wing assembly. This option is available on commercial and hi-rel product in 8 pin DIP (see drawings below for details). This option has solder dipped leads.

## **Absolute Maximum Ratings**

Parameter	Symbol	Min.	Max.	Units
Storage Temperature Range	Ts	-65°	+150°	С
Operating Ambient Temperature	T <sub>A</sub>	-55°	+125°	С
Junction Temperature	TJ		+175°	C
Case Temperature	Tc		+170°	С
Lead Solder Temperature (1.6 mm below seating plane)			260° for 10 s	С
Average Forward Current, each channel	I <sub>F AVG</sub>		8	mA
Peak Input Current, each channel	I <sub>FPK</sub>		20 [1]	mA
Reverse Input Voltage, each channel	V <sub>R</sub>		3	V
Average Output Current, each channel	I <sub>0</sub>		15	mA
Supply Voltage	V <sub>cc</sub>	0.0	20	V
Output Voltage, each channel	Vo	-0.3	20	V
Package Power Dissipation, each channel	PD		200	mW
Single Channel Product Only				
Tri-State Enable Voltage	V <sub>E</sub>	-0.3	20	V

8 Pin Ceramic DIP Single Channel Schematic



Note enable pin 6. An external 0.01  $\mu F$  to 0.1  $\mu F$  bypass capacitor is recommended between  $V_{CC}$  and ground for each package type.

# **ESD Classification**

(MIL-STD-883, Method 3015)				
HCPL-5200/01/0K and HCPL-6230/31/3K	( <b>▲</b> ), Class 1			
HCPL-5230/31/3K and HCPL-6250/51/5K	(Dot), Class 3			

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V <sub>cc</sub>	4.5	20	V
Input Current, High Level, each channel	I <sub>FH</sub>	2	8	mA
Input Voltage, Low Level, each channel	V <sub>FL</sub>	0	0.8	V
Fan Out (TTL Load), each channel	N		4	
Single Channel Product Only	· · ·			
High Level Enable Voltage	V <sub>EH</sub>	2.0	20	V
Low Level Enable Voltage	V <sub>EL</sub>	0	0.8	V

# **Electrical Characteristics**

 $T_A$  = -55°C to +125°C, 4.5 V  $\leq$  V<sub>CC</sub>  $\leq$  20 V, 2 mA  $\leq$   $I_{F(ON)}$   $\leq$  8 mA, 0 V  $\leq$  V<sub>F(OFF)</sub>  $\leq$  0.8 V, unless otherwise specified.

Doromotor		Symbol	nbol Group A, Test Conditions				Limits		11	<b>F</b> 3-	Notes
Parameter		Symbol	Sub-groups [11]	lest con	aitions	Min.	Typ.*	Max.	Units	Fig.	Notes
Logic Low Output	Voltage	V <sub>OL</sub>	1, 2, 3	I <sub>oL</sub> = 6. (4 TTL				0.5	V	1, 3	2
Logic High Output Voltage		V <sub>он</sub>	1, 2, 3		$I_{OH} = -2.6 \text{ mA},$ (** $V_{OH} = V_{CC} - 2.1 \text{ V})$		**		v	2, 3	2
			NA	I <sub>0H</sub> = -0.	32 mA		3.1				
Output Leakage C $(V_{OUT} > V_{CC})$	urrent	I <sub>онн</sub>	1, 2, 3	$V_0 = 5.5 V$ $V_0 = 20 V$	$V_0 = 20 V$ $V_{CC} = 4.5 V$			100 500	μA		2
	Single			$V_{cc} = 5.5 V$	$V_F = 0 V$		4.5	6			
	Channel			$V_{cc} = 20 V$	V <sub>E</sub> = Don't Care		5.3	7.5			
Logic Low Dual	Dual		1 0 0	V <sub>cc</sub> = 5.5 V	N N 0.V		9.0	12			
Supply Current	Channel		1, 2, 3	$V_{cc} = 20 V$	$V_{F1} = V_{F2} = 0 V$		10.6	15	mA		
	Quad			$V_{cc} = 5.5 V$	$V_{F1} = V_{F2} = V_{F3}$		14	24			
	Channel			$V_{cc} = 20 V$	$= V_{F4} = 0 V$		17	30			
	Single			$V_{cc} = 5.5 V$	$I_F = 8mA$ $V_E = Don't$		2.9	4.5			
	Channel		1, 2, 3	$V_{cc} = 20 V$	Care		3.3	6	6 9 12 18		
Logic High	Dual	nannel I <sub>CCH</sub>		$V_{cc} = 5.5 V$	$I_{F1} = I_{F2} = 8mA$ $I_{F1} = I_{F2} = I_{F3} =$		5.8	9			
Supply Current	Channel			$V_{cc} = 20 V$			6.6	12			
	Quad			$V_{cc} = 5.5 V$			9	18			
	Channel			$V_{cc} = 20 V$	$I_{F4} = 8mA$		11	24			
Logic Low Short (	Circuit Output	I <sub>OSL</sub>	1, 2, 3	$V_0 = V_{CC} = 5.5 V$	$V_F = 0 V$	20			mA		2, 3
Current		USL	1, 2, 0	$V_0 = V_{CC} = 20 V$	vF = 0 v	35					2,0
Logic High Short	Circuit Output	I <sub>osh</sub>	1, 2, 3	$V_{cc} = 5.5V$	$I_F = 8 \text{ mA}$			-10	mA		2, 3
Current				$V_{cc} = 20 V$	$V_0 = GND$			-25			
Input Forward Vol	ltage	VF	1, 2, 3	$I_F = 8$	mA	1.0	1.3	1.8	V	4	2
Input Reverse Bre	eakdown Voltage	BV <sub>R</sub>	1, 2, 3	I <sub>R</sub> = 1	0 μΑ	3			V		2
Input-Output Insu Current	lation Leakage	I <sub>I-0</sub>	1	V <sub>ŀ·0</sub> = 1500 \ RH ≤ 65%,				1.0	μΑ		4, 5
Logic High Comm Transient Immuni		CM <sub>H</sub>	9, 10, 11	$I_F = 2 \text{ mA}, V_{CM} = 50 V_{P.P}$		1000	10,000		V/µs	9	2, 6, 12
Logic Low Commo Transient Immuni	on Mode	CM <sub>L</sub>	9, 10, 11	$I_F = 0 mA, V$	$I_{F} = 0$ mA, $V_{CM} = 50$ $V_{PP}$		10,000		V/µs	9	2, 6, 12
Propagation Delay Time to Logic Lov	/	t <sub>PHL</sub>	9, 10, 11				173	350	ns	5, 6	2, 7
Propagation Delay Time to Logic Hig	/	t <sub>PLH</sub>	9, 10, 11				118	350	ns	5, 6	2, 7

# **Electrical Characteristics - Single Channel Product Only**

 $\begin{array}{l} T_{A} = -55\,^{\circ}C \ to \ +125\,^{\circ}C, \ 4.5 \ V \leq V_{CC} \leq 20 \ V, \ 2 \ mA \leq I_{F \ (ON)} \leq 8 \ mA, \ 0 \ V \leq V_{F(OFF)} \leq 0.8 \ V, \\ 2.0 \ V \leq V_{EH} \leq 20 \ V, \ 0 \ V \leq V_{EL} \leq 0.8 \ V, \ unless \ otherwise \ specified. \end{array}$ 

Parameter	Sumbal	Group A, Test Conditions		ditiona	Limits		Units	Eia	Notoo	
Parameter	Symbol	Sub-groups [11]	lest Conditions		Min.	Typ.*	Max.	Units	Fig.	Notes
	I <sub>ozl</sub>	1,2,3	$V_0 = 0.4 V$	$V_{EN} = 2 V, V_F = 0 V$			-20	μΑ		
Hign Impedance State utput Current			$V_0 = 2.4 V$				20			
	I <sub>ozh</sub>	1,2,3	$V_0 = 5.5 V$	$V_{EN} = 2 V,$ $I_F = 8 mA$		100	μA			
			$V_0 = 20 V$				500			
Logic High Enable Voltage	$V_{\text{EH}}$	1, 2, 3			2.0			۷		
Logic Low Enable Voltage	$V_{\text{EL}}$	1, 2, 3					0.8	V		
			$V_{EN} =$	2.7 V			20			
Logic High Enable Current	I <sub>EH</sub>	1, 2, 3	$V_{EN} = 5.5 V$				100	μΑ		
			$V_{EN} = 20 V$			0.004	250			
Logic Low Enable Current	I <sub>EL</sub>	1, 2, 3	$V_{EN} =$	0.4 V			-0.32	mA		

\*All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25 °C,  $I_{F(ON)}$  = 5 mA unless otherwise specified.

## **Typical Characteristics**

All typical values are at  $T_A$  = 25°C,  $V_{CC}$  = 5 V,  $I_{F(ON)}$  = 5 mA unless otherwise specified.

Parameter	Symbol	Test Conditions	Тур.	Units	Fig.	Notes
Input Current Hysteresis	I <sub>HYS</sub>	$V_{cc} = 5 V$	0.07	mA	3	2
Input Diode Temperature Coefficient	$\frac{\Delta V_{F}}{\Delta T_{A}}$	$I_F = 8 \text{ mA}$	-1.25	mV/°C		2
Resistance (Input-Output)	R <sub>I-0</sub>	$V_{1-0} = 500 Vdc$	10 <sup>13</sup>	Ω		2, 8
Capacitance (Input-Output)	C <sub>I-0</sub>	f = 1 MHz	2.0	pF		2, 8
Input Capacitance	C <sub>IN</sub>	$V_{F} = 0 V, f = 1 MHz$	20	pF		2, 10
Output Rise Time (10-90%)	t,		45	ns	5, 7	2
Output Fall Time (90-10%)	t <sub>f</sub>		10	ns	5, 7	2
Single Channel Product Only				<u>.</u>		•
Output Enable Time to Logic High	t <sub>PZH</sub>		30	ns	8	
Output Enable Time to Logic Low	t <sub>PZL</sub>		30	ns	8	
Output Disable Time from Logic High	t <sub>PHZ</sub>		45	ns	8	
Output Disable Time from Logic Low	t <sub>PLZ</sub>		55	ns	8	
Multi-Channel Product Only						
Input-Input Insulation Leakage Current	I <sub>I-I</sub>	$\label{eq:RH} \begin{array}{l} RH \leq 65\%,  V_{\scriptscriptstyle I\text{-}I} = 500  V,  t \\ = 5  s \end{array}$	0.5	nA		9
Resistance (Input-Input)	R <sub>I-I</sub>	V <sub>I-I</sub> = 500 V	10 <sup>13</sup>	Ω		9
Capacitance (Input-Input)	CI-I	f = 1 MHz	1.5	pF		9

Notes:

1. Peak Forward Input Current pulse width < 50 µs at 1 KHz maximum repetition rate.

2. Each channel of a multichannel device.

3. Duration of output short circuit time not to exceed 10 ms.

4. All devices are considered two-terminal devices: measured between all input leads or terminals shorted together and all output leads or terminals shorted together.

5. This is a momentary withstand test, not an operating condition.

CM<sub>L</sub> is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state (V<sub>0</sub> < 0.8 V). CM<sub>H</sub> is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state (V<sub>0</sub> > 2.0 V).

 t<sub>PHL</sub> propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the output pulse. The t<sub>PLH</sub> propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.

8. Measured between each input pair shorted together and all output connections for that channel shorted together.

9. Measured between adjacent input pairs shorted together for each multichannel device.

10. Zero-bias capacitance measured between the LED anode and cathode.

11. Standard parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD, Class H and Class K parts receive 100% testing at 25, 125, and -55°C (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).

12. Parameters are tested as part of device initial characterization and after design and process changes. Parameters guaranteed to limits specified for all lots not specifically tested.




Figure 1. Typical Logic Low Output Voltage vs. Temperature.




Figure 3. Output Voltage vs. Forward Input Current.




Figure 5. Test Circuit for t<sub>PLH</sub>, t<sub>PHL</sub>, t<sub>r</sub>, and t<sub>f</sub>.




Figure 2. Typical Logic High Output Current vs. Temperature.





Figure 4. Typical Diode Input Forward Characteristic.

ALL DIODES ARE 1N4150






Figure 6. Typical Propagation Delay vs. Temperature.





Figure 7. Typical Rise, Fall Time vs. Temperature.






Figure 8. Test Circuit for tPHZ, tPZH, tPLZ, and tPZL.




Figure 9. Test Circuit for Common Mode Transient Immunity and Typical Waveforms.




Figure 10. LSTTL to CMOS Interface Circuit.




Figure 11. Recommended LED Drive Circuit.





Figure 12. Series LED Drive with Open Collector Gate (4.02 k $\Omega$  Resistor Shunts  $I_{OH}$  from the LED).






Figure 14. Single Channel Operating Circuit for Burn-in and Steady State Life Tests.

# MIL-PRF-38534 Class H, Class K, and DSCC SMD Test Program

Agilent's Hi-Rel Optocouplers are in compliance with MIL-PRF-38534 Classes H and K. Class H and Class K devices are also in compliance with DSCC drawings 5962-88768 and 5962-88769.

Testing consists of 100% screening and quality conformance inspection to MIL-PRF-38534.

## www.agilent.com/ semiconductors

For product information and a complete list of distributors, please go to our web site.

For technical assistance call:

Americas/Canada: +1 (800) 235-0312 or (408) 654-8675

Europe: +49 (0) 6441 92460

China: 10800 650 0017

Hong Kong: (+65) 6756 2394

India, Australia, New Zealand: (+65) 6755 1939

Japan: (+81 3) 3335-8152(Domestic/International), or 0120-61-1280(Domestic Only)

Korea: (+65) 6755 1989

Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia: (+65) 6755 2044

Taiwan: (+65) 6755 1843

Data subject to change. Copyright © 2005 Agilent Technologies, Inc. March 8, 2005 5989-2666EN

