

NMOS 16,384-BIT STATIC RANDOM ACCESS MEMORY


DESCRIPTION

The MB8128 is fabricated using N-channel silicon gate MOS technology. It uses fully static circuitry throughout and therefore requires no clocks or refreshing to operate.


FEATURES

- 2048 words x 8-bit organization
- Static operation: no clocks or refresh required
- Fast access time:
 MB8128-10 100 ns Max.
 MB8128-15 150 ns Max.
- Single +5V supply voltage
- Common data inputs and outputs
- TTL compatible inputs and outputs
- Three-state output with OR-tie capability
- Chip Enable for simplified memory expansion
- Automatic power down
- Industry standard 24-pin DIP package
- Pin compatible with MB8416 (CMOS Static RAM) and MBM2716 (EPROM)

MB8128 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are required. The MB8128 is compatible with TTL logic families in all respects; inputs, outputs and a single +5V supply.




CERDIP PACKAGE
DIP-24C-C03



PLASTIC PACKAGE
DIP-24P-M01


MB8128 BLOCK DIAGRAM



TRUTH TABLE

E	G	W	MODE	SUPPLY CURRENT	I/O PIN
H	X	H	NOT SELECTED	I _{SB}	HIGH Z
L	H	H	DOUT DISABLE	I _{CC}	HIGH Z
L	L	H	READ	I _{CC}	D _{OUT}
L	X	L	WRITE	I _{CC}	DIN

PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS (See NOTE)

R6

Rating	Symbol	Value	Unit
Voltage on Any Pin With Respect to V _{SS}	V _{IN} , V _{OUT} , V _{CC}	- 3.5 to +7	V
Temperature Under Bias	T _A	- 10 to +85	°C
Storage Temperature	T _{STG}	- 65 to +150	°C
Power Dissipation	P _D	1.2	W

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltages higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS (Referenced to V_{SS})

R3

Parameter	Symbol	Min	Typ	Max	Unit	Ambient ⁽¹⁾ Temperature
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	0°C to +70°C
Input Low Voltage	V _{IL}	-3.0	—	0.8	V	
Input High Voltage	V _{IH}	2.2	—	6.0	V	

NOTE: 1) The operating ambient temperature range is guaranteed with traverse airflow exceeding 2 linear meters/second.

DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

R8

Parameter	Symbol	Min	Typ	Max	Unit	
Input Leakage Current (V _{IN} = V _{SS} to V _{CC} , V _{CC} = Max)	I _{LI}	-10	—	10	µA	
Input/Output Leakage Current (E _{OR} G = V _{IH} , V _{I/O} = V _{SS} to V _{CC} , V _{CC} = Max)	I _{LO}	-10	—	10	µA	
Power Supply Current (V _{CC} = Max, E = V _{IL} , DQ = Open)	T _A = 25°C	MB8128-10	I _{CC}	—	70	mA
		MB8128-15		—	50	
	T _A = 0°C	MB8128-10		—	100	
		MB8128-15		—	70	
Output Low Voltage (I _{OL} = 2.1 mA)	V _{OL}	—	—	0.4	V	
Output High Voltage (I _{OH} = -1.0 mA)	V _{OH}	2.4	—	—	V	
Standby Current (V _{CC} = Min to Max, E = V _{IH})	MB8128-10	I _{SB}	—	8	20	mA
	MB8128-15		—	6	15	
Peak Power-On Current (V _{CC} = V _{SS} to V _{CC} Min, E = Lower of V _{CC} or V _{IH} Min)	MB8128-10	I _{PO}	—	—	20	mA
	MB8128-15		—	—	15	

AC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)**READ CYCLE**

R11

Parameter	Symbol	MB8128-10			MB8128-15			Unit
		Min	Typ	Max	Min	Typ	Max	
Read Cycle Time	TAVAV	100	—	—	150	—	—	ns
Address Access Time	TAVQV	—	—	100	—	—	150	ns
Chip Enable Access Time	TELQV	—	—	100	—	—	150	ns
Output Hold from Address Change	TAXQX	15	—	—	20	—	—	ns
Chip Enable to Output Active	TELQX	0	—	—	0	—	—	ns
Chip Enable to Output in High Z	TEHQX	—	—	40	—	—	60	ns
Output Enable to Output Valid	TGLQV	—	—	50	—	—	60	ns
Output Enable to Output Active	TGLQX	10	—	—	10	—	—	ns
Output Enable to Output in High Z	TGLQZ	—	—	40	—	—	60	ns
Chip Select to Power Up Time	TELIH	0	—	—	0	—	—	ns
Chip Select to Power Down Time	TEHIL	—	—	40	—	—	60	ns




CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$)

R2

Parameter	Symbol	Typ	Max	Unit
Input Capacitance ($V_{IN} = 0V$)	C_{IN}	—	5	pF
Input/Output Capacitance ($V_{OUT} = 0V$)	$C_{I/O}$	—	7	pF

AC TEST CONDITIONS

Input Pulse Levels: 0.8V to 2.4V
 Input Pulse Rise and Fall Time: 10 ns
 Timing Measurement Reference Levels: Input: 1.5V
 Output: 1.5V
 Output Load: 1 TTL Gate and $C_L = 100 \text{ pF}$

**READ CYCLE****READ CYCLE: ADDRESS CONTROLLED²⁾****READ CYCLE: \overline{CE} CONTROLLED³⁾**

■ : Don't Care

Note: 1) \overline{W} is high for Read Cycle.2) Device is continuously selected, $E = V_{IL}$, $\overline{G} = V_{IL}$.3) Addresses valid prior to or coincident with \overline{E} transition low.



■ : Undefined Data

R 11

WRITE CYCLE

Parameter	Symbol	MB8128-10			MB8128-15			Unit
		Min	Typ	Max	Min	Typ	Max	
Write Cycle Time	TAVAV	100	—	—	150	—	—	ns
Address Valid to End of Write	TAVVWH	95	—	—	140	—	—	ns
Chip Select to End of Write	TELEH	95	—	—	140	—	—	ns
Data Valid to End of Write	TDVWH	40	—	—	60	—	—	ns
Data Hold Time	TWHDX	5	—	—	5	—	—	ns
Write Pulse Width	TWLWH	85	—	—	130	—	—	ns
Write Recovery Time	TWHAX	5	—	—	10	—	—	ns
Address Setup Time	TAVWL	0	—	—	0	—	—	ns
Address Setup Time	TADEL	0	—	—	0	—	—	ns
Output Active From End of Write	TWHQX	10	—	—	10	—	—	ns
Write Enable to Output in High Z	TWLQZ	—	—	40	—	—	60	ns

WRITE CYCLE



Note: 1) If \bar{E} goes low simultaneously with \bar{W} low, the outputs remain in a high impedance state.

2) E or W must be high during address transitions.

OVERVIEW

The MB8128 from Fujitsu is a high performance part, designed for high speed and low system power requirements.

The high speed is obtained by advanced NMOS processing. The low system power requirements are achieved by the use of the MB8128 chip enable (active low). The MB8128 automatically enters standby operation drawing

only 1mA whenever the chip enable is high. Upon activation of chip enable (\overline{E} = LOW) the MB8128 automatically powers up. This automatic power up/down is an extremely useful feature. Care must be used as proper decoupling will minimize power line glitches.

Input and data bus lines are an additional area of concern. Unless bus lines are properly de-

signed and terminated, cross coupling, cross talk and reflections can occur. Of particular importance is the undershoot on address lines. Once again, careful attention to good PC board layout and proper termination techniques will yield a well designed and reliable memory system.