# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

# Advance Information

# 4Mx9 Bit Dynamic Random Access Memory Module

The MCM94000AS is a 36M, dynamic random access memory (DRAM) module organized as 4,194,304  $\times$  9 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of nine MCM54100A DRAMs housed in a 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22  $\mu F$  (min) decoupling capacitor mounted under each DRAM. The MCM54100A is a CMOS high speed, dynamic random access memory organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- · Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM94000A = 16 ms MCM9L4000A = 128 ms
- $\bullet$  Consists of Nine 4M  $\times$  1 DRAMs and Nine 0.22  $\mu F$  (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tpac):

MCM94000AS-60 = 60 ns (Max)

MCM94000AS-70 = 70 ns (Max)

MCM94000AS-80 = 80 ns (Max) MCM94000AS-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM94000AS-60 and MCM9L4000AS-60 = 5.94 W (Max) MCM94000AS-70 and MCM9L4000AS-70 = 4.95 W (Max)

MCM94000AS-80 and MCM9L4000AS-80 = 4.21 W (Max)

MCM94000AS-10 and MCM9L4000AS-10 = 3.72 W (Max)

• Low Standby Power Dissipation:

TTL Levels = 99 mW (Max)


CMOS Levels (MCM94000A) = 50 mW (Max)


(MCM9L4000A) = 10 mW (Max)

- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair
- Available in Edge Connector (MCM94000AS), Pin Connector (MCM94000L, or Low Height Pin Connector (MCM94030LH)

PIN N	AMES
A0-A10	Address Inputs
DQ0-DQ7	Data Input/Output
	Data Input
Q8	Data Output
CAS	Column Address Strobe
RAS	Row Address Strobe
₩	Read/Write Input
CAS8	Column Address Strobe
Vcc	Power (+5 V)
	Ground
	No Connection


# MCM94000A MCM914000A





This document contains information on a new product. Specifications and information herein are subject to change without notice.

# FUNCTIONAL BLOCK DIAGRAM



# MCM94000A • MCM9L4000A

A DOOL ASTE MANUFACTURE DATING (Co. - Note)

ARROLD I E MAXIMUM HATING (266 MOIS)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to +7	٧
Voltage Relative to VSS for Any Pin Except VCC	V <sub>in</sub> , V <sub>out</sub>	-1 to +7	V
Data Out Current per DQ Pin	lout	50	mΑ
Power Dissipation	P <sub>D</sub>	6.3	w
Operating Temperature Range	TA	0 to +70	°C
Sterens Temperature Bonce	Taxa	~25 to +125	°C

Storage Temperature Range T<sub>sto</sub> -25 to +125 °C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

# DC OPERATING CONDITIONS AND CHARACTERISTICS (V<sub>CC</sub> = 5.0 V $\pm$ 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

HECOMMENDED OPERATING CONDITIONS						
Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	vcc	4.5	5.0	5.5	_ v	1
	VSS	0	0	0		
Logic High Voltage, All Inputs	VIH	2.4		6.5	٧	1
Logic Low Voltage, All Inputs	٧L	-1.0		0.8	V	1 1

#### DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current MCM94000A-60, t <sub>RC</sub> = 110 ns MCM94000A-70, t <sub>RC</sub> = 130 ns MCM94000A-80, t <sub>RC</sub> = 150 ns MCM94000A-10, t <sub>RC</sub> = 180 ns	lcc <sub>1</sub>	1111	1080 900 765 675	πΑ	2
V <sub>CC</sub> Power Supply Current (Standby) ( <del>RAS</del> = <del>CAS</del> = V <sub>IH</sub> )	lCC2		18	mA	
V <sub>CC</sub> Power Supply Current During FAS Only Refresh Cycles MCM94000A-60, t <sub>RC</sub> = 110 ns MCM94000A-70, t <sub>RC</sub> = 130 ns MCM94000A-80, t <sub>RC</sub> = 150 ns MCM94000A-10, t <sub>RC</sub> = 180 ns	ICC3		1080 900 765 675	mA	2
V <sub>CC</sub> Power Supply Current During Fast Page Mode Cycle MCM94000A-60, tp <sub>C</sub> = 45 ns MCM94000A-70, tp <sub>C</sub> = 45 ns MCM94000A-80, tp <sub>C</sub> = 50 ns MCM94000A-10, tp <sub>C</sub> = 60 ns	ICC4		540 540 450 405	mA	2, 3
V <sub>CC</sub> Power Supply Current (Standby) (RAS = CAS = V <sub>CC</sub> - 0.2 V) MCM94000A MCM9L4000A	lCC5	=	9 1.8	mA	
V <sub>CC</sub> Power Supply Current During CAS Before RAS Refresh Cycle MCM94000A-60. t <sub>RC</sub> = 110 ns MCM94000A-70. t <sub>RC</sub> = 130 ns MCM94000A-80. t <sub>RC</sub> = 150 ns MCM94000A-10. t <sub>RC</sub> = 180 ns	ICC6		1080 900 765 675	m <b>A</b>	2
V <sub>CC</sub> Power Supply Current, Battery Backup Mode—MCM9L4000A Only (t <sub>RC</sub> = 125 μs; CAS = CAS Before RAS Cycling or 0.2 V; W = V <sub>CC</sub> - 0.2 V; DO = V <sub>CC</sub> - 0.2 V, 0.2 V or Open; A0-A10 = V <sub>CC</sub> - 0.2 V or 0.2 V) t <sub>RAS</sub> = Min to 1 μs	I <sub>CC7</sub>	-	2.7	mA	2, 4
Input Leakage Current (VSS ≤ Vin ≤ VCC)	lkg(l)	-90	90	μA	↓
Output Leakage Current (CAS at Logic 1, VSS ≤ Vin ≤ VCC)	l <sub>lkg(O)</sub>	-20	20	μΑ	<b>—</b> -
Output High Voltage (I <sub>OH</sub> = -5 mA)	V <sub>OH</sub>	2.4	<u> </u>	٧	1
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	VOL		0.4	v_	Ш

# CAPACITANCE (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A10, W. CAS, RAS	C <sub>in</sub>	55	pF	5
	D8, CAS8		17	pF	5
Input/Output Capacitance	DQ0-DQ7	C <sub>I/O</sub>	22	ρF	5
Output Capacitance (CAS = V <sub>IH</sub> to Disable Output)	Q8	Cout	17	ρF	5

#### NOTES:

- All voltages referenced to VSS. 1
- Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open. 2
- 3. Measured with one address transition per page mode cycle
- IRAS (max) = 1 μs is only applied to refresh of battery backup, t<sub>RAS</sub> (max) = 10 μs is applied to functional operating
- Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

# **AC OPERATING CONDITIONS AND CHARACTERISTICS**

(V<sub>CC</sub> = 5.0 V ±10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

# READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Sym	Symbol		94000A-60 9L4000A-60		94000A-70 9L4000A-70		94000A-80 9L4000A-80		94000A-10 9L4000A-10		Notes
	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	Unit	1
Random Read or Write Cycle Time	TRELREL	<sup>t</sup> RC	110	=	130		150	_	180	-	ns	5
Fast Page Mode Cycle Time	†CELCEL	tPC	45		45	<del> </del>	50	<del>  _</del>	60	+	ns	
Access Time from RAS	†RELQV	†BAC		60		70	<del>  -</del>	80		100	ns	6, 7
Access Time from CAS	CELQV	tCAC	<del> </del>	20	_	20	<del>  _ </del>	20	<del></del> -	25	ns	6, 8
Access Time from Column Address	†AVQV	†AA	_	30	_	35	-	40	-	50	ns	6, 9
Access Time from Precharge CAS	tCEHQV	<sup>1</sup> CPA		40	_	40	<del> </del>	45	_	55	ns	- <u>6</u>
CAS to Output in Low-Z	†CELQX	ICLZ	0	<u> </u>	0	† <del></del>	0	<del>                                     </del>	0		ns	6
Output Buffer and Turn-Off Delay	<sup>1</sup> CEHQZ	tOFF	0	20	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	ŀΤ	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	-10
RAS Precharge Time	TREHREL	tBP	40		50	<del></del>	60		70	30	лs	
RAS Pulse Width	<sup>1</sup> RELREH	tRAS	60	10 k	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	<sup>†</sup> RELREH	†RASP	60	200 k	70	200 k	80	200 k	100	200 k	ns	_
RAS Hold Time	†CELREH	†RSH	20		20		20	<del>-</del>	25	_		
CAS Hold Time	TRELCEH	¹CSH	60		70	_	80		100		ns	
CAS Precharge to RAS Hold Time	†CEHREH	†RHCP	40	_	40		45	_	55		ns ns	
CAS Pulse Width	<sup>†</sup> CELCEH	†CAS	20	10 k	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	†RELCEL	¹RCD	20	40	20	50	20	60	25	75	ns	11

## NOTES:

- (continued)
- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH})$  in a monotonic manner. AC measurements t<sub>T</sub> = 5.0 ns.
- The specification for IRC (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
- 6. Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V. 7. Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max).
- Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max).
- Assumes that I<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
- tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.

#### MCM94000A • MCM9L4000A


#### READ AND WRITE CYCLES (Continued)

Baramatar	Symbol		94000A-60 9L4000A-60		94000A-70 9L4000A-70		94000A-80 9L4000A-80				Unit	Notes
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	UIII	Notes
RAS to Column Address Delay Time	<sup>†</sup> RELAV	†RAD	15	30	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	<sup>t</sup> CEHREL	<sup>1</sup> CRP	5	_	5	į	5	_	10		ns	
CAS Precharge Time	<sup>t</sup> CEHCEL	tCP	10	_	10		10		10		ns	
Row Address Setup Time	<sup>†</sup> AVREL	†ASR	0		0	_	0		0		ns	
Row Address Hold Time	†RELAX	<sup>t</sup> RAH	10		10		10		15		ns	
Column Address Setup Time	<sup>1</sup> AVCEL	<sup>t</sup> ASC	0		0		0		0	_	ns	
Column Address Hold Time	<sup>1</sup> CELAX	tCAH_	15		15		15	_	20		ns	
Column Address to RAS Lead Time	<sup>†</sup> AVREH	<sup>t</sup> RAL	30	_	35	_	40	_	50	_	ns	
Read Command Setup Time	†WHCEL	IRCS	0		0		0		0		ns	
Read Command Hold Time Referenced to CAS	<sup>t</sup> CEHWX	<sup>†</sup> RCH	0		0		0		0		ns	13
Read Command Hold Time Referenced to RAS	<sup>†</sup> REHWX	<sup>t</sup> RRH	0	_	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twcH	10	_	15	_	15	_	20	_	ns	
Write Command Pulse Width	†WLWH	<sup>t</sup> WP	10		15	_	15	<u> </u>	20		ns	
Write Command to RAS Lead Time	tWLREH	<sup>t</sup> RWL	20	_	20	_	20	_	25		ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	20		25	_	ns	
Data in Setup Time	IDVCEL	tos	0		0		0		0		ns	14
Data in Hold Time	<sup>t</sup> CELDX	t <sub>DH</sub>	15		15	_	15		20		ns	14
Refresh Period MCM94000A MCM9L4000A	†RVRV	<sup>t</sup> RFSH	_	16 128	_	16 128	_	16 128		16 128	ms	
Write Command Setup Time	IWLCEL	twcs	0	_	0		0		0		ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	†CSR	5	-	5	_	5		5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	IRELCEH	†CHR	15	-	15	_	15	_	20		ns	
RAS Precharge to CAS Active Time	†REHCEL	<sup>t</sup> RPC	0	-	0		0	_	0		ns	
CAS Precharge Time for CAS Before RAS Counter Time	CEHCEL	<sup>1</sup> CPT	30	_	40	_	40	-	50	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10	_	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	<sup>†</sup> RELWH	twтн	10		10	_	10	_	10		ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	IWRP	10	_	10	_	10		10		ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	<sup>t</sup> RELWL	twrh	10		10		10	_	10		ns	


#### NOTES:

- IOTES:
  12. Operation within the t<sub>RAD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  13. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
  14. These parameters are referenced to CAS leading edge in early write cycles.
  15. t<sub>WCS</sub> is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is set terrifold. He condition if the data out; (t) access time) is indeterminate. not satisfied, the condition of the data out (at access time) is indeterminate.


#### READ CYCLE




#### **EARLY WRITE CYCLE**




#### FAST PAGE MODE READ CYCLE




## FAST PAGE MODE EARLY WRITE CYCLE




# RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




# CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)



### HIDDEN REFRESH CYCLE (READ)



# HIDDEN REFRESH CYCLE (EARLY WRITE)



# CAS BEFORE RAS REFRESH COUNTER TEST CYCLE - IRAS -- ¹RSH tCSR -· † CPT 1CAS tASC -- ¹CAH → COLUMN ADDRESS -ICAC --1 RAL READ CYCLE - I OFF DQ (DATA OUT) $\frac{V_{OH}-}{V_{OL}+}$ = - HIGH Z -VALID DATA <sup>t</sup>CLZ - t<sub>RRH</sub> -tRCS tach-- tawl EARLY WRITE CYCLE - ICWL -1wcs--twch-

VALID DATA

#### DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

#### ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ( $\overline{RAS}$ ) and column address strobe ( $\overline{CAS}$ ), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device.  $\overline{RAS}$  active transition is followed by  $\overline{CAS}$  active transition (active =  $V_{IL}$ ,  $t_{RCD}$  minimum) for all read or write cycles. The delay between  $\overline{RAS}$  and  $\overline{CAS}$  active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the  $\overline{RAM}$ .

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (t<sub>RAH</sub>) specification is met (and defines t<sub>RCD</sub> minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the module:

RAS only refresh cycle, CAS before RAS refresh cycle, and page mode.

#### **READ CYCLE**

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with  $\overline{RAS}$  and  $\overline{CAS}$  active transitions latching the desired bit location. The write  $(\overline{W})$  input level must be high  $(V_{IH})$ ,  $t_{RCS}$  (minimum) before the  $\overline{CAS}$  active transition, to enable read mode.

Both the  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however,  $\overline{\text{CAS}}$  must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from  $\overline{\text{RAS}}$  active transition). If the tRDD maximum is exceeded, read access time is determined by the  $\overline{\text{CAS}}$  clock active transition (tCAC).

The  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  clocks must remain active for a minimum time of  $t_{RAS}$  and  $t_{CAS}$  respectively, to complete the read cycle.  $\overline{\text{W}}$  must remain high throughout the cycle, and for time tRRH or  $t_{RCH}$  after  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  inactive transition, respectively, to maintain the data at that bit location. Once  $\overline{\text{RAS}}$  transitions to inactive, it must remain inactive for a minimum time of  $t_{RC}$  to precharge the internal device circuitry for the next active cycle.  $\overline{\text{DQ}}$  is valid, but not latched, as long as the  $\overline{\text{CAS}}$  clock is

active. When the CAS clock transitions to inactive, the output will switch to High Z (three-state).

#### WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operation is covered elsewhere.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of  $\overline{W}$  to active  $(V_{||})$ . Early write mode is distinguished by the active transition of  $\overline{W}$ , with respect to  $\overline{CAS}$ . Minimum active time  $t_{RAS}$  and  $t_{CAS}$ , and precharge time  $t_{RP}$  apply to write mode, as in the read mode.

An early write cycle is characterized by  $\overline{W}$  active transition at minimum time  $t_{WCS}$  before  $\overline{CAS}$  active transition. Data in (DQ) is referenced to  $\overline{CAS}$  in an early write cycle.  $\overline{RAS}$  and  $\overline{CAS}$  clocks must stay active for  $t_{RWL}$  and  $t_{CWL}$ , respectively, after the start of the early write operation to complete the cycle.

#### PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the module. Read access time in page mode (t<sub>CAC</sub>) is typically half the regular RAS clock access time, t<sub>RAC</sub>. Page mode operation consists of keeping RAS active while toggling CAS between V<sub>IH</sub> and V<sub>IL</sub>. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met,  $\overline{CAS}$  transitions to inactive for minimum of  $t_{CP}$ , while  $\overline{RAS}$  remains low  $(V_{IL})$ . The second  $\overline{CAS}$  active transition while  $\overline{RAS}$  is low initiates the first page mode cycle  $(t_{PC})$ . Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed inconsecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by  $t_{RASP}$ . Page mode operation is ended when  $\overline{RAS}$  transitions to inactive, coincident with or following  $\overline{CAS}$  inactive transition.

#### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM94000A require refresh every 16 milliseconds, while refresh time for the MCM9L4000A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM94000A, and 124.8 microseconds for the MCM94000A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM94000A and 128 milliseconds on the MCM94000A.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

### RAS-Only Refresh

 $\overline{\text{RAS}}$ -only refresh consists of  $\overline{\text{RAS}}$  transition to active, latching the row address to be refreshed, while  $\overline{\text{CAS}}$  remains high  $(V_{|H})$  throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

### CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh).  $\overline{W}$  must be inactive for time  $t_{WRP}$  before and time  $t_{WRP}$  after  $\overline{RAS}$  active transition to prevent switching the device into a **test mode cycle**.

#### Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active the end of a read or write cycle, while RAS cycles inactive for  $t_{RP}$  and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).  $\overline{W}$  is subject to the same conditions with

respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh

# CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

# ORDERING INFORMATION (Order by Full Part Number)

