Very Low Power/Voltage CMOS SRAM
128K X 8 bit

■ FEATURES

- operation voltage :
- Very low power consumption :

  Vcc = 5.0V   45mA (Max.) write current
  2mA (Max.) read current
  0.6uA (Typ.) CMOS standby current
- High speed access time :
  -70   70ns (Max.)
- Input levels are CMOS-compatible
- Automatic power down when chip is deselected
- Three state outputs
- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE2, CE1, and OE options
- All I/O pins are 5V tolerant

■ DESCRIPTION

high performance, very low power CMOS Static Random Access Memory organized as 131,072 words   by 8 bits

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of

Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output   enable (OE) and three-state output drivers.

power consumption significantly when chip is deselected.
available   in   the   JEDEC   standard   32   pin

■ PRODUCT FAMILY

PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED (ns)	POWER DISSIPATION		PKG TYPE
				STANDBY (Iccsb1, Max)	Operating (Icc, Max)	
				Vcc= 5.0V	Vcc= 5.0V	

■ PIN CONFIGURATIONS

■ BLOCK DIAGRAM

reserves the right to modify document contents without notice.

■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address input select one of the 131,072 x 8-bit words in the RAM
$\overline{CE1}$ Chip Enable 1 Input CE2 Chip Enable 2 Input	$\overline{CE1}$ is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
$\overline{WE}$ Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
$\overline{OE}$ Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{OE}$ is inactive.
DQ0 – DQ7 Data Input/Output Ports	These 8 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	$\overline{WE}$	$\overline{CE1}$	CE2	$\overline{OE}$	I/O OPERATION	Vcc CURRENT
Not selected (Power Down)	X	H	X	X	High Z	I_{CCSB}, I_{CCSB1}
	X	X	L	X		
Output Disabled	H	L	H	H	High Z	I_{CC}
Read	H	L	H	L	D_{OUT}	I_{CC}
Write	L	L	H	X	D_{IN}	I_{CC}

■ ABSOLUTE MAXIMUM RATINGS[1]

SYMBOL	PARAMETER	RATING	UNITS
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to +6.0	V
T_{BIAS}	Temperature Under Bias	-40 to +125	$^{\circ}$C
T_{STG}	Storage Temperature	-60 to +150	$^{\circ}$C
P_{T}	Power Dissipation	1.0	W
I_{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 $^{\circ}$C to +70 $^{\circ}$C	2.4V ~ 5.5V

■ CAPACITANCE [1] (T   C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C_{IN}	Input Capacitance	V_{IN}=0V	6	pF
C_{DQ}	Input/Output Capacitance	$V_{I/O}$=0V	8	pF

1. This parameter is guaranteed and not tested.

■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

| PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. [1]	MAX.	UNITS
V_{IL}	Guaranteed Input Low Voltage[2]			-0.5	--	0.3Vcc	V
V_{IH}	Guaranteed Input High Voltage[2]			0.7Vcc	--	Vcc+0.2	V
I_{IL}	Input Leakage Current	Vcc = Max, V_{IN}= 0V to Vcc		--	--	1	uA
I_{OL}	Output Leakage Current	Vcc = Max, $\overline{CE1}$= V_{IH}, CE2= V_{IL}, or $\overline{OE}$ = V_{IH}, $V_{I/O}$ = 0V to Vcc		--	--	1	uA
V_{OL}	Output Low Voltage	Vcc = Max, I_{OL} = 2mA		--	--	0.4	V
V_{OH}	Output High Voltage	Vcc = Min, I_{OH} = -1mA		2.4	--	--	V
I_{CC}	Operating Power Supply Current	$\overline{CE1}$ = V_{IL}, or CE2 = V_{IH}, I_{DQ} = 0mA, F = Fmax[3]	Vcc=3.0V	--	--	20	mA
			Vcc=5.0V	--	--	45	
I_{CCSB}	Standby Power Supply Current	$\overline{CE1}$ = V_{IH}, or CE2 = V_{IL}, I_{DQ} = 0mA, F = Fmax[3]	Vcc=3.0V	--	--	1	mA
			Vcc=5.0V	--	--	2	
I_{CCSB1}	Power Down Supply Current	$\overline{CE1}$≥Vcc-0.2V, CE2≤0.2V, V_{IN}≥Vcc-0.2V or V_{IN}≤0.2V	Vcc=3.0V	--	0.02	0.5	uA
			Vcc=5.0V	--	0.6	3	

1. Typical characteristics are at   C.
2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
3. Fmax = 1/t_{RC} .

## ■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. [1]	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\overline{CE1}$ ≥ Vcc - 0.2V, CE2 ≤ 0.2V, VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V	1.5	--	--	V
I_{CCDR}	Data Retention Current	$\overline{CE1}$ ≥ Vcc - 0.2V, CE2 ≤ 0.2V, VIN ≥ Vcc - 0.2V or VIN ≤ 0.2V	--	0.02	0.3	uA
t_{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
t_R	Operation Recovery Time		T_{RC} [2]	--	--	ns

1. Vcc = 1.5V, T_A = + 25°C
2. t_{RC} = Read Cycle Time

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) ($\overline{CE1}$ Controlled)

## ■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)

■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS

FIGURE 1A

FIGURE 1B

THEVENIN EQUIVALENT

OUTPUT ○—/\/\/\—○ 1.73V
667 Ω

ALL INPUT PULSES

FIGURE 2

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

## ■ AC ELECTRICAL CHARACTERISTICS (over the operating range)
READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		MIN.	TYP.	MAX.	UNIT
t_{AVAX}	t_{RC}	Read Cycle Time		70	--	--	ns
t_{AVQV}	t_{AA}	Address Access Time		--	--	70	ns
t_{E1LQV}	t_{ACS1}	Chip Select Access Time	($\overline{CE1}$)	--	--	70	ns
t_{E2HQV}	t_{ACS2}	Chip Select Access Time	(CE2)	--	--	70	ns
t_{GLQV}	t_{OE}	Output Enable to Output Valid		--	--	50	ns
t_{E1LQX}	t_{CLZ1}	Chip Select to Output Low Z	($\overline{CE1}$)	10	--	--	ns
t_{E2HQX}	t_{CLZ2}	Chip Select to Output Low Z	(CE2)	10	--	--	ns
t_{GLQX}	t_{OLZ}	Output Enable to Output in Low Z		10	--	--	ns
t_{E1HQZ}	t_{CHZ1}	Chip Deselect to Output in High Z	($\overline{CE1}$)	0	--	40	ns
t_{E2HQZ}	t_{CHZ1}	Chip Deselect to Output in High Z	(CE2)	0		40	
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z		0	--	35	ns
t_{AXOX}	t_{OH}	Output Disable to Output Address Change		10	--	--	ns

1. Typical characteristics are at Vcc =, T_A = 25°C.

## ■ SWITCHING WAVEFORMS (READ CYCLE)

READ CYCLE1 [1,2,4]

READ CYCLE2 [1,3,4]

READ CYCLE3 [1,4]

NOTES:
1. WE is high for read Cycle.
2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.
3. Address valid prior to or coincident with $\overline{CE1}$ transition low and/or $CE2$ transition high.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500mV$ from steady state with $C_L = 5pF$ as shown in Figure 1B.
   The parameter is guaranteed but not 100% tested.

## ■ AC ELECTRICAL CHARACTERISTICS (over the operating range)

WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
t_{AVAX}	t_{WC}	Write Cycle Time	70	--	--	ns
t_{E1LWH}	t_{CW}	Chip Select to End of Write	70	--	--	ns
t_{AWWL}	t_{AS}	Address Set up Time	0	--	--	ns
t_{AWWH}	t_{AW}	Address Valid to End of Write	70	--	--	ns
t_{WLWH}	t_{WP}	Write Pulse Width	50	--	--	ns
t_{WHAX}	t_{WR1}	Write Recovery Time ($\overline{CE1}$, $\overline{WE}$)	0	--	--	ns
t_{E2LAX}	t_{WR2}	Write Recovery Time (CE2)	0	--	--	ns
t_{WLOZ}	t_{WHZ}	Write to Output in High Z	0	--	30	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	30	--	--	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0	--	--	ns
t_{GHOZ}	t_{OHZ}	Output Disable to Output in High Z	0	--	30	ns
t_{WHQX}	t_{OW}	End of Write to Output Active	5	--	--	ns

1. Typical characteristics are at Vcc =   = 25ºC.

■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 [1]

WRITE CYCLE2 [(1,6)]

NOTES:
1. $\overline{WE}$ must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of $\overline{CE1}$ and CE2 active and $\overline{WE}$ low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. TWR is measured from the earlier of $\overline{CE1}$ or $\overline{WE}$ going high or CE2 going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{CE1}$ low transition or the CE2 high transition occurs simultaneously with the $\overline{WE}$ low transitions or after the $\overline{WE}$ transition, output remain in a high impedance state.
6. $\overline{OE}$ is continuously low ($\overline{OE} = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If $\overline{CE1}$ is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500mV$ from steady state with $C_L = 5pF$ as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11. Tcw is measured from the later of $\overline{CE1}$ going low or CE2 going high to the end of write.

■ ORDERING INFORMATION

PACKAGE DIMENSIONS

32 DUAL INLINE PACKAGE (600mil)

$0.25 ^{+0.10}_{-0.05}$
$0.010 ^{+0.004}_{-0.002}$

#32   #17

13.60 ± 0.20
0.535 ± 0.008

$\frac{15.24}{0.600}$

#1   #16

$0\sim15°$

$\frac{42.31}{1.666}$ MAX

$\frac{41.91 \pm 0.20}{1.650 \pm 0.008}$

$\frac{3.81 \pm 0.20}{0.150 \pm 0.008}$

$\frac{5.08}{0.200}$ MAX

$\frac{0.46 \pm 0.10}{0.018 \pm 0.004}$

$\frac{1.52 \pm 0.10}{0.060 \pm 0.004}$

$\frac{2.54}{0.100}$

$(\frac{1.91}{0.075})$

$\frac{3.30 \pm 0.30}{0.130 \pm 0.012}$

$\frac{0.38}{0.015}$ MIN

32 PLASTIC SMALL OUTLINE PACKAGE (450mil)

$0\sim8°$

#32   #17

$\frac{14.12 \pm 0.30}{0.556 \pm 0.012}$

$\frac{11.43 \pm 0.20}{0.450 \pm 0.008}$

$\frac{13.34}{0.525}$

#1   #16

$\frac{20.87}{0.822}$ MAX

$\frac{20.47 \pm 0.20}{0.806 \pm 0.008}$

$\frac{2.74 \pm 0.20}{0.108 \pm 0.008}$

$\frac{3.00}{0.118}$ MAX

$0.20 ^{+0.10}_{-0.05}$
$0.008 ^{+0.004}_{-0.002}$

$\frac{0.80 \pm 0.20}{0.031 \pm 0.008}$

$\frac{0.10 \text{ MAX}}{0.004 \text{ MAX}}$

$0.41 ^{+0.100}_{-0.050}$
$0.016 ^{+0.004}_{-0.002}$

$\frac{1.27}{0.050}$

$(\frac{0.71}{0.028})$

$\frac{0.05}{0.002}$ MIN

STSOP-32

UNIT SYMBOL	INCH(BASE)	MM(REF.)
A	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
b	0.008(TYP)	0.20(TYP)
C	0.006(TYP)	0.15(TYP)
Db	0.465±0.004	11.80±0.10
E	0.315±0.004	8.00±0.10
e	0.020(TYP)	0.50(TYP)
D	0.528±0.008	13.40±0.20
L	0.020±0.004	0.50±0.10
L1	0.0315±0.004	0.80±0.10
y	0.004(MAX)	0.102(MAX)
θ	0°−5°	0°−5°

TSOP-32

UNIT SYMBOL	INCH(BASE)	MM(REF.)
A	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
b	0.008(TYP)	0.20(TYP)
C	0.006(TYP)	0.15(TYP)
Db	0.724±0.004	18.40±0.10
E	0.315±0.004	8.00±0.10
e	0.020(TYP)	0.50(TYP)
D	0.787±0.008	20.00±0.20
L1	0.0315±0.004	0.80±0.10
y	0.004(MAX)	0.102(MAX)
θ	0°−5°	0°−5°

(Option 1)

L	0.020±0.004	0.50±0.10

(Option 2)

L	0.024±0.004	0.60±0.10