



## Very Low Power/Voltage CMOS SRAM 128K X 8 bit

### ■ FEATURES

- operation voltage :
- Very low power consumption :

Vcc = 5.0V    45mA (Max.) write current  
               2mA (Max.) read current  
               0.6uA (Typ.) CMOS standby current

- High speed access time :  
 -70      70ns (Max.)
- Input levels are CMOS-compatible
- Automatic power down when chip is deselected
- Three state outputs
- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE2, CE1, and OE options
- All I/O pins are 5V tolerant

### ■ PRODUCT FAMILY

PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED (ns)	POWER DISSIPATION		PKG TYPE
				STANDBY (Iccs81, Max)	Operating (icc, Max)	
				Vcc= 5.0V	Vcc= 5.0V	

### ■ PIN CONFIGURATIONS

NC	1 ●	32	VCC
A16	2	31	A15
A14	3	30	CE2
A12	4	29	WE
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	A10
A1	11	22	CE1
A0	12	21	DQ7
DQ0	13	20	DQ6
DQ1	14	19	DQ5
DQ2	15	18	DQ4
GND	16	17	DQ3

A11	1	32	OE
A9	2	31	A10
A8	3	30	CE1
A13	4	29	DQ7
WE	5	28	DQ6
CE2	6	27	DQ5
A15	7	26	DQ4
VCC	8	25	DQ3
NC	9	24	GND
A16	10	23	DQ2
A14	11	22	DQ1
A12	12	21	DQ0
A7	13	20	A0
A6	14	19	A1
A5	15	18	A2
A4	16	17	A3

### ■ DESCRIPTION


high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 8 bits

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of

Easy memory expansion is provided by an active LOW chip enable (CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.  
 power consumption significantly when chip is deselected.

available in the JEDEC standard 32 pin

### ■ BLOCK DIAGRAM



reserves the right to modify document contents without notice.



## ■ PIN DESCRIPTIONS

Name	Function
<b>A0-A16 Address Input</b>	These 17 address input select one of the 131,072 x 8-bit words in the RAM
<b>CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input</b>	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
<b>WE Write Enable Input</b>	The write enable input is active LOW and controls read and write operations. With the chip selected, when WE is HIGH and OE is LOW, output data will be present on the DQ pins; when WE is LOW, the data present on the DQ pins will be written into the selected memory location.
<b>OE Output Enable Input</b>	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when OE is inactive.
<b>DQ0 – DQ7 Data Input/Output Ports</b>	These 8 bi-directional ports are used to read data from or write data into the RAM.
<b>Vcc</b>	Power Supply
<b>Gnd</b>	Ground

## ■ TRUTH TABLE

MODE	WE	CE1	CE2	OE	I/O OPERATION	Vcc CURRENT
Not selected (Power Down)	X	H	X	X	High Z	$I_{CCSB}, I_{CCSB1}$
	X	X	L	X		
Output Disabled	H	L	H	H	High Z	$I_{CC}$
Read	H	L	H	L	$D_{OUT}$	$I_{CC}$
Write	L	L	H	X	$D_{IN}$	$I_{CC}$

## ■ ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to +6.0	V
TBIAS	Temperature Under Bias	-40 to +125	°C
TSTG	Storage Temperature	-60 to +150	°C
PT	Power Dissipation	1.0	W
IOUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 °C to +70 °C	2.4V ~ 5.5V

## ■ CAPACITANCE<sup>(1)</sup> (T C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	V <sub>IN</sub> =0V	6	pF
CDQ	Input/Output Capacitance	V <sub>I/O</sub> =0V	8	pF

1. This parameter is guaranteed and not tested.



## ■ DC ELECTRICAL CHARACTERISTICS ( TA = 0 to + 70°C )

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNITS
V <sub>IL</sub>	Guaranteed Input Low Voltage <sup>(2)</sup>		-0.5	-	0.3V <sub>cc</sub>	V
V <sub>IH</sub>	Guaranteed Input High Voltage <sup>(2)</sup>		0.7V <sub>cc</sub>	-	V <sub>cc</sub> +0.2	V
I <sub>IL</sub>	Input Leakage Current	V <sub>cc</sub> = Max, V <sub>IN</sub> = 0V to V <sub>cc</sub>	-	-	1	uA
I <sub>OL</sub>	Output Leakage Current	V <sub>cc</sub> = Max, $\overline{CE1} = V_{IH}$ , CE2 = V <sub>IL</sub> , or $\overline{OE} = V_{IH}$ , V <sub>IO</sub> = 0V to V <sub>cc</sub>	-	-	1	uA
V <sub>OL</sub>	Output Low Voltage	V <sub>cc</sub> = Max, I <sub>OL</sub> = 2mA	-	-	0.4	V
V <sub>OH</sub>	Output High Voltage	V <sub>cc</sub> = Min, I <sub>OH</sub> = -1mA	2.4	-	-	V
I <sub>CC</sub>	Operating Power Supply Current	$\overline{CE1} = V_{IL}$ , or $CE2 = V_{IH}$ , I <sub>o0</sub> = 0mA, F = Fmax <sup>(3)</sup>	V <sub>cc</sub> =3.0V	-	-	20
			V <sub>cc</sub> =5.0V	-	-	45
I <sub>CCSB</sub>	Standby Power Supply Current	$\overline{CE1} = V_{IH}$ , or $CE2 = V_{IL}$ , I <sub>o0</sub> = 0mA, F = Fmax <sup>(3)</sup>	V <sub>cc</sub> =3.0V	-	-	1
			V <sub>cc</sub> =5.0V	-	-	2
I <sub>CCSB1</sub>	Power Down Supply Current	$CE1 \geq V_{cc} - 0.2V$ , $CE2 \leq 0.2V$ , $V_{IN} \geq V_{cc} - 0.2V$ or $V_{IN} \leq 0.2V$	V <sub>cc</sub> =3.0V	-	0.02	0.5
			V <sub>cc</sub> =5.0V	-	0.6	3

1. Typical characteristics are at C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

3. Fmax =  $1/t_{RC}$ .


## ■ DATA RETENTION CHARACTERISTICS ( TA = 0 to + 70°C )

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNITS
V <sub>DR</sub>	V <sub>cc</sub> for Data Retention	$\overline{CE1} \geq V_{cc} - 0.2V$ , $CE2 \leq 0.2V$ , $V_{IN} \geq V_{cc} - 0.2V$ or $V_{IN} \leq 0.2V$	1.5	-	-	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE1} \geq V_{cc} - 0.2V$ , $CE2 \leq 0.2V$ , $V_{IN} \geq V_{cc} - 0.2V$ or $V_{IN} \leq 0.2V$	-	0.02	0.3	uA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	See Retention Waveform	0	-	-	ns
t <sub>R</sub>	Operation Recovery Time		$T_{RC}^{(2)}$	-	-	ns


1. V<sub>cc</sub> = 1.5V, T<sub>A</sub> = + 25°C

2. t<sub>RC</sub> = Read Cycle Time

## ■ LOW V<sub>cc</sub> DATA RETENTION WAVEFORM (1) ( $\overline{CE1}$ Controlled )



## ■ LOW V<sub>cc</sub> DATA RETENTION WAVEFORM (2) ( CE2 Controlled )







### ■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Level	0.5Vcc

### ■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
—	MUST BE STEADY	MUST BE STEADY
/ \ / \ / \	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
/ \ / \ / \	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
X X X X X	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
Y Y Y Y Y	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

### ■ AC TEST LOADS AND WAVEFORMS



THEVENIN EQUIVALENT  
667 Ω

OUTPUT ————— 1.73V

ALL INPUT PULSES




FIGURE 2

### ■ AC ELECTRICAL CHARACTERISTICS (over the operating range) READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
$t_{AVAX}$	$t_{RC}$	Read Cycle Time	70	--	--	ns
$t_{AVQV}$	$t_{AA}$	Address Access Time	--	--	70	ns
$t_{E1LQV}$	$t_{ACS1}$	Chip Select Access Time (CE1)	--	--	70	ns
$t_{E2H0V}$	$t_{ACS2}$	Chip Select Access Time (CE2)	--	--	70	ns
$t_{GLQV}$	$t_{OE}$	Output Enable to Output Valid	--	--	50	ns
$t_{E1LQX}$	$t_{CLZ1}$	Chip Select to Output Low Z (CE1)	10	--	--	ns
$t_{E2H0X}$	$t_{CLZ2}$	Chip Select to Output Low Z (CE2)	10	--	--	ns
$t_{GLQX}$	$t_{OLZ}$	Output Enable to Output in Low Z	10	--	--	ns
$t_{E1HQZ}$	$t_{CHZ1}$	Chip Deselect to Output in High Z (CE1)	0	--	40	ns
$t_{E2HQZ}$	$t_{CHZ2}$	Chip Deselect to Output in High Z (CE2)	0	--	40	ns
$t_{GHQZ}$	$t_{OHZ}$	Output Disable to Output in High Z	0	--	35	ns
$t_{AXOX}$	$t_{OH}$	Output Disable to Output Address Change	10	--	--	ns

1. Typical characteristics are at Vcc =, TA = 25°C.




## ■ SWITCHING WAVEFORMS (READ CYCLE)


### READ CYCLE1 (1,2,4)



### READ CYCLE2 (1,3,4)



### READ CYCLE3 (1,4)



#### NOTES:

1. WE is high for read Cycle.
2. Device is continuously selected when  $\overline{CE1} = V_{IL}$  and  $CE2 = V_{IH}$ .
3. Address valid prior to or coincident with  $CE1$  transition low and/or  $CE2$  transition high.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1B.  
The parameter is guaranteed but not 100% tested.



## ■ AC ELECTRICAL CHARACTERISTICS (over the operating range)


### WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	MIN.	TYP.	MAX.	UNIT
$t_{AVAX}$	$t_{WC}$	Write Cycle Time	70	--	--	ns
$t_{E1LWH}$	$t_{CW}$	Chip Select to End of Write	70	--	--	ns
$t_{AWWL}$	$t_{AS}$	Address Set up Time	0	--	--	ns
$t_{AWWH}$	$t_{AW}$	Address Valid to End of Write	70	--	--	ns
$t_{WLWH}$	$t_{WP}$	Write Pulse Width	50	--	--	ns
$t_{WHAX}$	$t_{WR1}$	Write Recovery Time (CE1, WE)	0	--	--	ns
$t_{E2LAX}$	$t_{WR2}$	Write Recovery Time (CE2)	0	--	--	ns
$t_{WLOZ}$	$t_{WHZ}$	Write to Output in High Z	0	--	30	ns
$t_{DWHH}$	$t_{DW}$	Data to Write Time Overlap	30	--	--	ns
$t_{WHDX}$	$t_{DH}$	Data Hold from Write Time	0	--	--	ns
$t_{GHOZ}$	$t_{OHZ}$	Output Disable to Output in High Z	0	--	30	ns
$t_{WHQX}$	$t_{OW}$	End of Write to Output Active	5	--	--	ns

1. Typical characteristics are at  $V_{CC} = 25^\circ C$ .


## ■ SWITCHING WAVEFORMS (WRITE CYCLE)

### WRITE CYCLE1 (1)





## WRITE CYCLE2 (1,6)




### NOTES:

1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of  $\overline{CE1}$  and  $\overline{CE2}$  active and  $\overline{WE}$  low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. TWR is measured from the earlier of  $\overline{CE1}$  or  $\overline{WE}$  going high or  $\overline{CE2}$  going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the  $\overline{CE1}$  low transition or the  $\overline{CE2}$  high transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, output remain in a high impedance state.
6.  $OE$  is continuously low ( $\overline{OE} = V_{IL}$ ).
7.  $D_{OUT}$  is the same phase of write data of this write cycle.
8.  $D_{OUT}$  is the read data of next address.
9. If  $\overline{CE1}$  is low and  $\overline{CE2}$  is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured  $\pm 500mV$  from steady state with  $C_L = 5pF$  as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11.  $t_{cw}$  is measured from the later of  $\overline{CE1}$  going low or  $\overline{CE2}$  going high to the end of write.



---

## ■ ORDERING INFORMATION







## PACKAGE DIMENSIONS

Units: millimeter(inch)

### 32 DUAL INLINE PACKAGE (600mil)




### 32 PLASTIC SMALL OUTLINE PACKAGE (450mil)






## ■ PACKAGE DIMENSIONS (continued)



UNIT SYMBOL	INCH(BASE)	MM(REF.)
A	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
b	0.008(TYP)	0.20(TYP)
C	0.006(TYP)	0.15(TYP)
Db	0.465±0.004	11.80±0.10
E	0.315±0.004	8.00±0.10
e	0.020(TYP)	0.50(TYP)
D	0.528±0.008	13.40±0.20
L	0.020±0.004	0.50±0.10
L1	0.0315±0.004	0.80±0.10
y	0.004(MAX)	0.102(MAX)
$\theta$	0°–5°	0°–5°

STSOP-32



UNIT SYMBOL	INCH(BASE)	MM(REF.)
A	0.047(MAX)	1.20(MAX)
A1	0.004±0.002	0.10±0.05
A2	0.039±0.002	1.00±0.05
b	0.008(TYP)	0.20(TYP)
C	0.006(TYP)	0.15(TYP)
Db	0.724±0.004	18.40±0.10
E	0.315±0.004	8.00±0.10
e	0.020(TYP)	0.50(TYP)
D	0.787±0.008	20.00±0.20
L1	0.0315±0.004	0.80±0.10
y	0.004(MAX)	0.102(MAX)
$\theta$	0°–5°	0°–5°

(Option 1)

L	0.020±0.004	0.50±0.10
---	-------------	-----------

(Option 2)

L	0.024±0.004	0.60±0.10
---	-------------	-----------

TSOP-32