

### FEATURES

- Dual-axis accelerometer
- SPI digital output interface
- Internal temperature sensor
- Highly integrated; minimal external components
  - Bandwidth externally selectable
- 1.5 mg resolution at 60 Hz
- Externally controlled electrostatic self-test
- 5.2 V to 5.25 V single-supply operation
- Low power: < 2 mA
- 3500 g shock survival
- 7 mm × 7 mm × 3.6 mm package

### APPLICATIONS

- Industrial vibration/motion sensing
- Platform stabilization
- Dual-axis tilt sensing
- Tracking, recording, analysis devices
- Alarms, security devices

### GENERAL DESCRIPTION

The ADIS16003 is a low cost, low power, complete dual-axis accelerometer with an integrated serial output port interface (SPI). An integrated temperature sensor is also available on the SPI interface. The ADIS16003 measures acceleration with a full-scale range of  $\pm 1.7$  g (typical). The ADIS16003 can measure both dynamic acceleration (for example, vibration) and static acceleration (for example, gravity).

The typical noise floor is  $110 \mu\text{g}/\sqrt{\text{Hz}}$  allowing signals below 2 mg (60 Hz bandwidth) to be resolved.

The bandwidth of the accelerometer is set with capacitors  $C_X$  and  $C_Y$  at the  $X_{\text{FILT}}$  and  $Y_{\text{FILT}}$  pins. Selection of the two analog input channels is controlled by the DIN input.

An externally driven self-test pin (ST) allows the user to verify the accelerometer functionality.

The ADIS16003 is available in a 7 mm × 7 mm × 3.6 mm, 12-terminal LGA package.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

### Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**TABLE OF CONTENTS**

Specifications.....	3	Pin Configuration and Function Descriptions.....	7
Timing Specifications.....	4	Outline Dimensions .....	8
Absolute Maximum Ratings.....	6	Ordering Guide .....	8
ESD Caution.....	6		

**REVISION HISTORY**

3/05—Revision PrA

## SPECIFICATIONS

$T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5\text{ V}$ ,  $C_X = C_Y = 0.1\ \mu\text{F}$ , acceleration =  $0\text{ g}$ , unless otherwise noted. All minimum and maximum specifications are guaranteed. Typical specifications are not guaranteed.

**Table 1.**

Parameter	Conditions	Min	Typ	Max	Unit
ACCELEROMETER SENSOR INPUT	Each axis				
Measurement Range		$\pm 1.7$			$g$
Nonlinearity	% of full scale		$\pm 0.5$	$\pm 2.5$	%
Package Alignment Error			1.5		Degrees
Alignment Error	X sensor to Y sensor <sup>1</sup>		$\pm 0.1$		Degrees
Cross Axis Sensitivity			$\pm 2$	$\pm 5$	%
ACCELEROMETER SENSITIVITY	Each axis				
Sensitivity at $X_{\text{FILT}}$ , $Y_{\text{FILT}}$	$V_{CC} = 5\text{ V}$	1.13	1.22	1.30	mg/LSB
Sensitivity Change due to Temperature <sup>2</sup>	Delta from $25^{\circ}\text{C}$		$\pm 8$		LSB
ZERO $g$ BIAS LEVEL	Each axis				
$0\text{ g}$ Voltage at $X_{\text{FILT}}$ , $Y_{\text{FILT}}$	$V_{CC} = 5\text{ V}$	1905	2048	2190	LSB
$0\text{ g}$ Offset vs. Temperature			$\pm 0.14$		LSB/ $^{\circ}\text{C}$
ACCELEROMETER NOISE PERFORMANCE					
Noise Density	@ $25^{\circ}\text{C}$		110		$\mu\text{g}/\sqrt{\text{Hz}}$ rms
ACCELEROMETER FREQUENCY RESPONSE <sup>3</sup>					
$C_X$ , $C_Y$ Range <sup>4</sup>		0		10	$\mu\text{F}$
$R_{\text{FILT}}$ Tolerance		24	32	40	k $\Omega$
Sensor Resonant Frequency			5.5		kHz
ACCELEROMETER SELF TEST <sup>5</sup>					
Logic Input Low				1	V
Logic Input High		4			V
ST Input Resistance to Ground		30	50		k $\Omega$
Output Change at $X_{\text{OUT}}$ , $Y_{\text{OUT}}$	Self Test 0 to 1	323	614	904	LSB
TEMPERATURE SENSOR					
Accuracy	$V_{CC} = 3\text{ V}$ to $5.25\text{ V}$		$\pm 2$		$^{\circ}\text{C}$
Resolution			10		Bits
Update Rate			400		$\mu\text{s}$
Temperature Conversion Time			25		$\mu\text{s}$
DIGITAL INPUT					
Input High Voltage ( $V_{\text{INH}}$ )	$V_{CC} = 5\text{ V}$	2.4			V
	$V_{CC} = 3.3\text{ V}$	2.1			V
Input Low Voltage ( $V_{\text{INL}}$ )				0.8	V
Input Current	$V_{\text{IN}} = 0\text{ V}$ to $V_{CC}$		$\pm 10$		$\mu\text{A}$
Input Capacitance			10		pF
DIGITAL OUTPUT					
Output High Voltage ( $V_{\text{OH}}$ )	$I_{\text{SOURCE}} = 200\ \mu\text{A}$	$V_{CC} - 0.5$			V
Output Low Voltage ( $V_{\text{OL}}$ )	$I_{\text{SINK}} = 200\ \mu\text{A}$			0.4	V
POWER SUPPLY					
Operating Voltage Range		3.0		5.25	V
Quiescent Supply Current			1.5	2.0	mA
Turn-On Time <sup>6</sup>	$C_{\text{FILT}}$ in $\mu\text{F}$		20		ms

<sup>1</sup> Guaranteed by measurement of initial offset and sensitivity.

<sup>2</sup> Defined as the output change from ambient-to-maximum temperature or ambient-to-minimum temperature.

<sup>3</sup> Actual frequency response controlled by user-supplied external capacitor ( $C_X$ ,  $C_Y$ ).

<sup>4</sup> Bandwidth =  $1/(2\pi \times 32\text{ k}\Omega \times (2200\text{ pF} + C))$ . For  $C_X$ ,  $C_Y = 0$ , bandwidth = 2200 Hz. For  $C_X$ ,  $C_Y = 10\ \mu\text{F}$ , bandwidth = 0.5 Hz. Min/max values are not tested.

<sup>5</sup> Self-test response changes as the square of  $V_S$ .

<sup>6</sup> Larger values of  $C_X$ ,  $C_Y$  increase turn-on time. Turn-on time is approximately  $160 \times (2200\text{ pF} + C_X \text{ or } C_Y) + 4\text{ ms}$ , where  $C_X$ ,  $C_Y$  are in  $\mu\text{F}$ .

## TIMING SPECIFICATIONS

T<sub>A</sub> = -40°C to +125°C, acceleration = 0 g, unless otherwise noted.

Table 2.

Parameter <sup>1,2</sup>	V <sub>CC</sub> = 3.3	V <sub>CC</sub> = 5	Unit	Description
f <sub>SCLK</sub> <sup>3</sup>	10 2	10 2	kHz min MHz max	
t <sub>CONVERT</sub>	14.5 t <sub>SCLK</sub>	14.5 t <sub>SCLK</sub>		Throughput time = t <sub>CONVERT</sub> + t <sub>ACQ</sub> = 16 t <sub>SCLK</sub>
t <sub>ACQ</sub>	1.5 t <sub>SCLK</sub>	1.5 t <sub>SCLK</sub>		
t <sub>1</sub>	10	10	ns min	$\overline{\text{CS}}$ to SCLK setup time
t <sub>2</sub> <sup>4</sup>	60	30	ns max	Delay from $\overline{\text{CS}}$ until DOUT three-state disabled
t <sub>3</sub> <sup>4</sup>	100	75	ns max	Data access time after SCLK falling edge
t <sub>4</sub>	20	20	ns min	Data setup time prior to SCLK rising edge
t <sub>5</sub>	20	20	ns min	Data hold time after SCLK rising edge
t <sub>6</sub>	0.4 × t <sub>SCLK</sub>	0.4 × t <sub>SCLK</sub>	ns min	SCLK high pulse width
t <sub>7</sub>	0.4 × t <sub>SCLK</sub>	0.4 × t <sub>SCLK</sub>	ns min	SCLK low pulse width
t <sub>8</sub> <sup>5</sup>	80	80	ns max	$\overline{\text{CS}}$ rising edge to DOUT high impedance
t <sub>9</sub>	5	5	us typ	Power-up time from shutdown
t <sub>10</sub>	0	0	ns min	$\overline{\text{TCS}}$ to SCLK setup time
t <sub>11</sub>	50	50	ns min	SCLK high pulse width
t <sub>12</sub>	50	50	ns min	SCLK low pulse width
t <sub>13</sub> <sup>4</sup>	35	35	ns max	Data access time after SCLK falling edge
t <sub>14</sub>	20	20	ns min	Data setup time prior to SCLK rising edge
t <sub>15</sub>	0	0	ns min	Data Hold time after SCLK rising edge
t <sub>16</sub>	0	0	ns min	$\overline{\text{TCS}}$ to SCLK hold time
t <sub>17</sub>	40	40	ns max	$\overline{\text{TCS}}$ to DOUT high impedance

<sup>1</sup> Guaranteed by design. All input signals are specified with t<sub>r</sub> and t<sub>f</sub> = 5ns (10% to 90% of V<sub>CC</sub>) and timed from a voltage level of 1.6 V. The 3.3 V operating range spans from 3.0 V to 3.6 V. The 5 V operating range spans from 4.75 V to 5.25 V.

<sup>2</sup> See Figure 3 and Figure 4.

<sup>3</sup> Mark/space ratio for the SCLK input is 40/60 to 60/40.

<sup>4</sup> Measured with the load circuit in Figure 2 and defined as the time required for the output to cross 0.4 V or 2.0 V with V<sub>CC</sub> = 3.3 V and time for an output to cross 0.8 V or 2.4 V with V<sub>CC</sub> = 5.0 V.

<sup>5</sup> t<sub>8</sub> is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t<sub>8</sub>, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.

# CIRCUIT AND TIMING DIAGRAMS




Figure 2. Load Circuit for Digital Output Timing Specifications




Figure 3. Accelerometer Serial Interface Timing Diagram




Figure 4. Temperature Serial Interface Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Acceleration (Any Axis, Unpowered)	3,500 <i>g</i>
Acceleration (Any Axis, Powered)	3,500 <i>g</i>
$V_{CC}$ All Other Pins	-0.3 V to +7.0 V (COM - 0.3 V) to ( $V_{CC}$ + 0.3 V)
Output Short-Circuit Duration (Any Pin to Common)	Indefinite
Operating Temperature Range	-40°C to +125°C
Storage Temperature	-65°C to +150°C

Table 4. Package Characteristics

Package Type	$\theta_{JA}$	$\theta_{JC}$	Device Weight
12-Lead LGA			0.3 grams

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 5. ADIS16003 12-Terminal LGA

Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	$\overline{TCS}$	Temperature Chip Select. Active low logic input. This input frames the serial data transfer for the temperature sensor output.
2	DOUT	Data Out. Logic Output. The conversion of the ADIS16003 is provided on this output as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream consists of four leading zeroes followed by the 12 bits of conversion data, which is provided MSB first.
3	DIN	Data In. Logic Input. Data to be written into the ADIS16003's control register is provided on this input and is clocked into the register on the rising edge of SCLK.
4	COM	Common. Reference point for all circuitry on the ADIS16003.
5,7	NC	No Connect.
6	ST	Self Test Input. Active high logic input. Simulates a nominal 0.75 g test input for diagnostic purpose.
8	YFILT	Y Channel Filter Node. Used in conjunction with an optional external capacitor to band limit the ac signal from the accelerometer.
9	XFILT	X Channel Filter Node. Used in conjunction with an optional external capacitor to band limit the ac signal from the accelerometer.
10	$\overline{CS}$	Chip Select. Active low logic input. This input provides the dual function of initiating the accelerometer conversions on the ADIS16003 and also frames the serial data transfer for the accelerometer output.
11	V <sub>CC</sub>	Power Supply Input. The V <sub>CC</sub> range for the ADIS16003 is from 3.0 V to 5.25 V.
12	SCLK	Serial Clock. Logic Input. SCLK provides the serial clock for accessing data from the part and writing serial data to the control register. This clock input is also used as the clock source for the ADIS16003's conversion process.

OUTLINE DIMENSIONS




Figure 6. 12-Terminal Land Grid Array [LGA]  
(CC-12)  
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADIS16003CCC	-40°C to +125°C	12-Terminal Land Grid Array (LGA)	CC-12
ADIS16003/PCB	25°C	Evaluation Board	