# Am93415/Am93425

1024 x 1 Bit TTL Bipolar IMOX™ RAM

### DISTINCTIVE CHARACTERISTICS

- Fully decoded 1024-word x 1-bit RAMs
- Ultra-high speed (SA) version:
   Address Access time 20 ns
  High Speed (A) version:
   Address Access time 30 ns
  Standard version:
  - Address Access time 45 ns
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs (Am93425 series) or with open-collector outputs (Am93415 series)
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Plug in replacement for Fairchild 93415A/415 and 93425A/425, and Intel 2115/2125 series
- I<sub>CC</sub> decreases as temperature increases

### **GENERAL DESCRIPTION**

The Am93415 and Am93425 are fully decoded 1024 x 1 RAMs built with Schottily diode clamped transistors in conjunction with internal ECL circuitry. They are ideal for use in high-speed control and buffer memory applications. Easy memory expansion is provided by an active LOW chip select input (CS) and either open-collector or three-state outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.


An active LOW write line (WE) controls the writing/reading operation of the memory. When the chip select and write lines are LOW, the information on the data input (D<sub>IN</sub>) is

written into the addressed memory word and the output circuitry preconditioned so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (DOUT).

During the writing operation or any time the chip select line is HIGH, the output of the memory goes to an inactive high-impedance state.

#### **BLOCK DIAGRAM**



### MODE SELECT TABLE

	Inputs			
CS	WE	DIN	DOUT	Mode
H	X	X	°HF-Z	Not Selected
L	L	L	*HI-Z	Write "0"
L	L	Н	*Hi-Z	Write "1"
L	н	х	Selected Data	Read

H = HtGH L = LOW X = Don't Care

"Hi-Z implies outputs are disabled or off.

This condition is defined as a high-impedance state for the Am93425 series and as an output high level for the Am93415 series.


# PRODUCT SELECTOR GUIDE


			<u> </u>			
Access Time	20 ns	30	ns	40 ns	45 ns	
Temperature Range	С	С	М	М	С	
Open-Collector	Am93415SA	Am93415A	Am93415SA	Am93415A	Am93415A	
Three-State	Am93425SA	Am93425A	Am93425SA	Am93425A	Am93425	

IMOX is a trademark of Advanced Micro Devices, Inc.

Publication # Rev. Amendment 03195 D /0 issue Date: May 1965

# CONNECTION DIAGRAMS Top View






Note: Pin 1 is marked for orientation.

# **ORDERING INFORMATION (Cont'd.)**

#### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid	Valid Combinations					
AM93415SA						
AM93425SA	7.					
AM93415A	PC, PCB, DC, DCB					
AM93425A	C, DCB					
AM93415	7					
AM93425	╗					

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

### **ORDERING INFORMATION**

### **CPL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. CPL Status



Valid Combinations						
AM93425SA	1					
AM93415SA	/DMC,					
AM93425A	│ /FMC, │ /LMC					
AM93415A	7 / 140					

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

### ABSOLUTE MAXIMUM RATINGS

Storage Temperature	65 to +150°C
Ambient Temperature with	
Power Applied	55 to +125°C
Supply Voltage	-0.5 V to +7.0 V
DC Voltage Applied to Outputs0.5	V to +V <sub>CC</sub> Max.
DC Input Voltage	-0.5 V to +5.5 V
DC Input Current	30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES** (Note 6)

Commercial (C) Devices	
Temperature	0 to +70°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description		Test Conditions			Min.	Typ. (Note 1)	Max.	Units
Vон	Output HIGH Voltage	V <sub>CC</sub> = Min.,	V <sub>CC</sub> = Min., I <sub>OH</sub> = -10.3 mA COM'L		2.4	3.4		Volts	
(Note 2)		VIN - VIH or VIL	IOH = -5	.2 mA	MIL	7	"		
VoL	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			I <sub>OL</sub> = 16 mA		0.33	0.45	Volts
, VIH	Input HIGH Level (Note 3)	Guaranteed input	logical HIC	H voltage	for all inputs	2.1			Volts
ViL	Input LOW Level (Note 3)	Guaranteed input	logical LO	W voltage	for all inputs			0.8	Volts
l <sub>IL</sub>	Input LOW Current -	V <sub>CC</sub> = Max., V <sub>IN</sub> =	0.40 V				-90	-400	μΑ
IIH	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> =	VCC = Max., VIN = 4.5 V				1	40	μΑ
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	VCC = Max., VOUT (Note 5)	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 5)			-20	-50	-100	mA
loc	Power Supply Current	All inputs = GND	SA Devi	ce				150	mA
•••	Tonor Supply Carrotin	V <sub>CC</sub> = Max.	A and S	TD Device	98			125	
Vol	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -	-10 mA				-0.850	-1.5	Volts
,		VCS = VIH or VWE	= Va	Am9341	5 Series Only		0	100	
ICEX	Output Leakage Current				5 Series Only	1 *-	0	50	μΑ
-CEX	- · · · · · · · · · · · · · · · · · · ·		S = VIH or VWE = VIL UT = 0.5 V, VCC = Max. Am93425 Series Only			-50	0	_	, m
CIN	Input Pin Capacitance	See Note 4				1	8		pF
COUT	Output Pin Capacitance	See Note 4	See Note 4			1	10		pF

Notes: 1. Typical limits are at  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .

2. This applies only to devices with three-state output. (Am93L425 series)

These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

4. Input and output capacitance measured on a sample basis using pulse technique.

5. Duration of the short circuit test should not be more than one second."


6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear fact per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.
θ<sub>JA</sub> ≈ 60°9w (with moving air) for CeramicDIP.
θ<sub>JC</sub> ≈ 10 - 17°9w for Flatpack.


\*See the last page of this spec for Group A Subgroup Testing information.

# SWITCHING, TEST CIRCUIT

# SWITCHING TEST WAVEFORM

# KEY TO SWITCHING WAVEFORMS





MAY CHANGE FROM H TO L

MAY CHANGE FROM H TO L

MAY CHANGE FROM H TO L

MAY CHANGE CHANGING FROM H TO L

MAY CHANGE CHANGING FROM L TO H

DON'T CARE: ANY CHANGE LINE IS HIGH MIPEDANCE OFF" STATE

DOES NOT LINE IS HIGH MIPEDANCE OFF" STATE

KSO00010

See notes 1, 2 and 3 of Switching Characteristics.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

				Am93415SA/25SA			,-	Am9341	5A/25/	<b>\</b>	
			C de	vices	M de	vices	C de	vices	M de	vices	1
No.	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	tpLH(A)	Delay from Address to Output		20		30		30		40	ns
2	tpHL(A)	L	- [	-		"	٠.	~~		~~	'''
3	tpZHCS	Delay from Chip Select to Active		15		25		20		30	ns
4	tpzLCS	Output and Correct Data		'*	,			20		~	115
5	tpZH(WE)	Delay from Write Enable to Active Output and Correct Data		15		25		25		35	ns
6	t <sub>PZL</sub> (WE)	(Write Recovery)		"		~		. 20		33	""
7	t <sub>s</sub> (A)	Setup Time Address (Prior to Initiation of Write)	5		5		5	-	5		ns
8	th(A)	Hold Time Address (After Termination of Write)	0		5		5		5	-	ns
9	t <sub>e</sub> (DI)	Setup Time Data Input (Prior to Initiation of Write)	0	٠.	5		- 5		5		ns
10	th(DI)	Hold Time Data Input (After Termination of Write)	0		5	-	. 5	_	5		ns
11	t <sub>s</sub> (CS)	Setup Time Chip Select (Prior to Initiation of Write)	5		5	•	5	,	5		ns
12	th(CS)	Hold Time Chip Select (After Termination of Write)	0		5		5		5		ns
13	t <sub>pw</sub> (WE)	Min. Write Enable Pulse Width to Insure Write	15		25		20		30		ns
14	t <sub>PHZ</sub> (CS)	Delay from Chip Select to Inactive		20		30		20		30	ns
15	t <sub>PLZ</sub> (CS)	Output (Hi-Z)		~~		"		~		30	118
16	t <sub>PHZ</sub> (WE)	Delay from Write Enable to Inactive		15		25		20		30	ns
17	t <sub>PLZ</sub> (WE)	Output (Hi-Z)	- 1	'		~~		-		30	1118

<sup>\*</sup>See the last page of this spec for Group A Subgroup Testing information.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

			Am984	115/25	
			C de	<u> </u>	
No.	Parameter Symbol		Min.,	Max.	Units
1	tpLH(A)	Delay from Address to Output		45	ns
2	t <sub>PHL</sub> (A)	(Address Access Time)		45	) '18
3	t <sub>PZH</sub> (CS)	Delay from Chip Select to Active	7	35	ns
4	t <sub>PZL</sub> (CS)	Output and Correct Data		35	118
5	t <sub>PZH</sub> (WE)	Delay from Write Enable to Active Output and Correct Data		40	ns
6	t <sub>PZL</sub> (WE)	(Write Recovery)			
7	t <sub>s</sub> (A)	Setup Time Address (Prior to Initiation of Write)	10		· ns
8	t <sub>h</sub> (A)	Hold Time Address (After Termination of Write)	5		ns
9	t <sub>s</sub> (DI)	Setup Time Data Input (Prior to Initiation of Write)	5		ns
10	t <sub>h</sub> (DI)	Hold Time Data input (After Termination of Write)	5		ns
11	t <sub>a</sub> (ĈŜ)	Setup Time Chip Select (Prior to Initiation of Write)	5		ns
12	th(CS)	Hold Time Chip Select (After Termination of Write)	5		ns
13	t <sub>pw</sub> (WE)	Min. Write Enable Pulse Width to Insure Write	30		ns
14	t <sub>PHZ</sub> (CS)	Delay from Chip Select to Inactive		25	
15 .	tpLZ(CS)	Output (Hi-Z)		35	ns
16	t <sub>PHZ</sub> (WE)	Delay from Write Enable to Inactive		95	
17	tpLZ(WE)	Output (Hi-Z)	1	35	


Notes: 1. tp\_H(A) and tp\_H(A) are tested with S<sub>1</sub> closed and C<sub>L</sub> = 30 pF with both input and output timing referenced to 1.5 V.


2. For open-collector devices (Am93415 series), all delays from Write Enable (WE) or Chip Select (CE) inputs to the Data Output (D<sub>OUT</sub>), tp<sub>LZ</sub>(WE), tp<sub>LZ</sub>(CS), tp<sub>ZL</sub>(WE) and tp<sub>ZL</sub>(CS) are measured with S<sub>1</sub> closed and C<sub>L</sub> = 30 pF; and with both the input and output timing referenced to 1.5 V.

output timing referenced to 1.5 V.

3. For three-state output devices (Am93425 series), tpzH(WE) and tpzH(CS) are measured with S₁ open, C⌊ = 30 pF and with both the input and output timing referenced to 1.5 V. tpz₁(WE) and tpz⊢(CS) are measured with S₁ closed, C⌊ = 30 pF and with both the input and output timing referenced to 1.5 V. tpz₁(WE) and tpz⊢(CS) are measured with S₁ open and C⌊ ≤ 5 pF and are measured between the 1.5 V level on the input and tpz⊢(CS) are measured with S₁ closed and Cլ ≤ 5 pF and are measured between the 1.5 V level on the input and the Vol +500 mV level on the output.

<sup>\*</sup>See the last page of this spec for Group A Subgroup Testing information.





Switching delays from address and chip select inputs to the data output. For the Am93425SA/A/425, disabled output is OFF, represented by a single center line. For the Am93415SA/A/415, a disabled output is HIGH.

# Read Mode

# GROUP A SUBGROUP TESTING

# DC CHARACTERISTICS

Perameter Symbol	Subgroups
Voн	1, 2, 3
V <sub>OL</sub>	1, 2, 3
ViH	1, 2, 3
VIL	1, 2, 3
l <u>je</u>	1, 2, 3
łн	1, 2, 3
Isc	1, 2, 3
loc	1, 2, 3
VCL	1, 2, 3
ICEX	1, 2, 3

# SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
. 1	tpLH(A)	9, 10, 11	10	th(DI)	9, 10, 11
2	tpHL(A)	9, 10, 11	11	t <sub>s</sub> (ĈŜ)	9, 10, 11
3	tpZH(CS)	9, 10, 11	12	th(CS)	9, 10, 11
4	tpZL(CS)	9, 10, 11	13	t <sub>pw</sub> (WE)	9, 10, 11
5	tpZH(WE)	9, 10, 11	14	t <sub>PHZ</sub> (CS)	9, 10, 11
6	tpZL(WE)	9, 10, 11	15	t <sub>PLZ</sub> (CS)	9, 10, 11
7	t <sub>s</sub> (A)	9, 10, 11	16	tpLZ(WE)	9, 10, 11
8	t <sub>h</sub> (A)	9, 10, 11	17	t <sub>PHZ</sub> (WE)	9, 10, 11
9 .	t <sub>s</sub> (DI)	9, 10, 11		·	

# **MILITARY BURN-IN**

Millitary burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.