

# **FEATURES**

### DESCRIPTION

Continuing DDC's series of leadership display DACs, the DA-02325 is a 14 bit, 20 MHz update rate, deglitched hybrid D/A converter with a low impedance voltage output. Its input registers, precision dc voltage reference, and track/hold deglitcher output provide the complete solution to low noise DAC requirements. Packaged in a small 24 pin DDIP, the DA-02325 operates over the full -55°C to +125°C temperature range and military processing is available (consult factory).


DA-02325 is available in linearity grades of 13 bits (±0.006%) and 12 bits

(±0.012%). It is available with two different output voltage ranges. Offset and gain errors can be trimmed to zero with external potentiometers.

#### **APPLICATIONS**

With its 14 bit resolution, low glitch voltage output, and small hermetic package, the DA-02325 is ideal for the most demanding low noise DAC requirements. It is particularly well suited for applications such as vector-stroke CRT displays, waveform generators, and automatic test equipment.

- Full Function: Includes Input Registers and Track/Hold Deglitcher Output
- High Speed:
   20 MHz Update Rate for Small Step Changes
   1μsec Settling for F.S.
- Small Size: 24 Pin DDIP Hybrid
- Wide Operating Temperature: -55°C to +125°C



\* NOTE:  $R_1 = 2K\Omega$  FOR 10V F.S.R. AND  $4K\Omega$  FOR 20V F.S.R.

FIGURE 1. DA-02325 BLOCK DIAGRAM



TABLE 1. DA-02325 SPE	CIFICATIONS		
Typical values at +25°C co	ase temperatu	re and nominal	power supply
voltages unless otherwise			
PARAMETER	UNITS	VAL	UES
\	J	13 BIT LIN	12 BIT LIN
RESOLUTION	Bits	14	14
ACCURACY			,,,
Linearity Error	%FSR	±0.006 max	±0.012 max
Linearity Error Tempco			±2 max
Gain Error <sup>(1)</sup>	%FSR	±0.2 max	±0.4 max
Gain Error Tempoo	ppm FSR/°C	±25 max	±25max
Offset Error <sup>(1)</sup>	%FSR	±0.1 max	±0.2 max
Offset Error Tempco	ppm FSR/0C	±20 max	±20 max
Monotonicity	Bits	13	12
DYNAMICS	LHLS	13	,,,
Settling Time to		1	
±0.01% FSR		ļ	
±10V FS Change	μѕес	1 max	
±5V FS Change	µsес	1 max	
1 LSB Change	nsec	50 max	
Siew Rate	V/µsec	30 typ, 15 min	
Glitch (2)	*/place		
Voltage	m\/	10 typ, 30 ma	<u> </u>
	mVpp		-
Energy	mV ·nsec	250 typ, 750 r	nax
DIGITAL INPUTS			
Logic Compatibility		TTL	
Data Inputs	ļ	<del></del>	-
Logic "1" Level	V	+2.0 to +5	
Logic "0" Level	V	0 to +0.8	
Loading		1 standard LS	
Coding (negative		Offset Binary	
output)		Binary (Unipo	lar)
Strobe Input (3)			
Logic "1" Level	V	+2.0 to 5	
Logic "0" Level	V	0 to + 0.8	
Loading		1 standard LS TTL Load	
Width	nsec	10 min	
ANALOG OUTPUT			
Voltage Ranges (4)	V	±10, ±5, and (	0 to +10
Current Load	mA .	±10 min	
Impedance	ohm	0.3 max	
POWER SUPPLIES	ļ		FIGURATION
		+10V or	+5∨
	1	0 to +10V	
+15 Volt Supply			
Tolerance	v	+14.25 to	+11.5 to
		+15.75	+15.75
Max Voltage	V	+18 max	+18 max
Current Drain	mA	50 typ, 80	50 typ, 80
		max	max
-15 Volt Supply	1	1	
Tolerance	V	+14.25 to	+11.5 to
I	1	+15.75	+15.75
Max Voltage	T v	-18 min	-18 min
Current Drain	mA	40 typ, 75	40 typ, 75
555.11 5.001	1 ""	max	max
+5 Volt Supply	t	111000	1
Tolerance	V	+4.75 to	+4.75 to
1 UNET ATTUE	"	+5.25	+5.25
May Valance	1	1	
Max Voltage	v	+7 max	+7 max
	l A		
Current Drain	mA	45 typ, 75 max	45 typ, 75 max

TABLE 1. DA-02325 SPECIFICATIONS (continued)				
PARAMETER	UNITS	VALUES		
POWER DISSIPATION	w	1.6 typ, 2.7 max		
TEMPERATURE RANGE				
Operating (Case)				
-1 Option	°c	-55 to +125		
-3 Option	°C	0 to +70		
Storage	°C	-65 to +150		
θ <sub>i-c</sub>	°C/W	10		
θ <sub>са</sub>	°C/W	42		
PHYSICAL CHARACTERISTICS				
Package		24 pin DDIP hybrid		
Size	in	1.300 x 0.790 x 0.210		
	(mm)	(33.020 x 20.066 x 5.334)		
Weight	oz (g)	0.4 (11.3)		

#### NOTES:

- (1) Gain and offset errors are trimmable to zero.
- (2) Glitch is at 1MHz update rate with a 5MHz filter in 10V range.
- (3) Strobe input is a positive pulse. Data transferred on rising edge.
- (4) Output voltage ranges are selectable by model number (see Ordering Information).

# TECHNICAL DESCRIPTION GENERAL

The DA-02325 is a complete self-contained deglitched D/A converter. As shown in the block diagram of Figure 1, it contains a precision DAC, input registers, a precision dc reference, a track/hold deglitcher output, and timing circuits. Its layout and compatible components provide the complete solution to low noise DAC design problems.

#### TIMING

Upon Application of a STROBE IN signal the input registers are updated and the DA-02325 output is held constant. As shown in Figure 2, the rising edge of the STROBE IN signal latches the input data. Internal timing circuits generate a pulse which is used to open the T/H. The output remains constant since the op amp feedback capacitor is charged. During the hold mode interval of approximately 20 nanoseconds, the DAC is changing value and its output glitch is settling to zero. At the end of the hold interval the T/H returns to its original track mode level. The DA-02325 then smoothly changes to its new output level. The track/hold has effectively "masked out" the DAC glitch.

## **EXTERNAL TRIMS**

Factory adjustment of DA-02325 offset and gain errors result in performance that is adequate for most applications. For more critical applications, DA-02325 provides pins for external trimming offset and gain errors to zero. Figure 3 illustrates trim pot values and circuit connections for external trims.

#### **OUTPUT VOLTAGE PROGRAMMING**

The DA-02325 can be selected for three different output voltage ranges. For the  $\pm 10$ V range ("1" version), no external connections are required; for  $\pm 5$ V range ("5" version), no external connections are required; for 0 to  $\pm 10$ V range ("5" version), pin 11 must be jumpered to pin 12.

#### **SETTLING**

The DA-02325 settling time of 1µsec max for a F.S. input and 50 nsec max for a 1LSB change is based on one strobe to the D/A and waiting for settling to ±0.001% FSR. For F.S. settling of the analog output at an update rate of 15MHz the T/H duty cycle must be considered. Since the encode rate is 15MHz, there are a total of 46 23 nsec between strobes. For 20nsec of this period the T/H is in HOLD where, by definition, the slew rate is zero. The remaining TRACK time of 46 23 nsec slews at 15V/µsec min. As a consequence the settling time to 0.01% FSR for a full scale change at a 15MHz update rate is 1.14µsec because 7 periods of HOLD, each of 20nsec duration, are added to the overall settling time. The T/H duty cycle must be considered for calculation of settling time at high update frequencies.

#### LAYOUT PRECAUTIONS

To achieve the minimum noise performance available from the DA-02325 deglitched D/A converter, high-frequency layout considerations must be kept in mind when designing its printed circuit board. All analog conductor lengths must be used to keep ground impedances as low as possible. Digital inputs and analog output must be kept separated from each other to minimize crossstalk. Circuits connected to analog output must be kept set to the D/A converter package as possible. Circuit connections to the external adjustment (offset and gain) pins must be kept separate from digital lines to minimize noise coupling.

#### POWER SUPPLY DECOUPLING

Decoupling capacitors are recommended on each supply for minimum noise operation. Each of the power supplies should have a 1 microfarad or larger tantalum capacitor in parallel with a 0.01 microfarad ceramic capacitor. All capacitors must be mounted as close as possible to the hybrid package.





FIGURE 3. EXTERNAL TRIM CIRCUITS

TABLE 2. INPUT DATA CODING				
	OUTPUT VOLTAGE(1)			
INPUT DATA	BIPOLAR	UNIPOLAR(2)		
11 1111 1111 1111	+4.9994V	+9.9994V		
10 0000 0000 0000	0	+5.0000V		
01 1111 1111 1111	-0.0006V	+4.9994V		
00 0000 0000 0000	-5.0000V	0		

NOTES

- (1) For "5" version; bipolar voltages double for "1" version.
- (2) Unipolar not available for "1" version; +15V supplies required for "5" version unipolar output.




**FIGURE 2. TIMING DIAGRAM** 




	TABLE 3. PIN FUNCTION TABLE					
PIN	FUNCTION	PIN	FUNCTION			
1	Bit 6	24	Bit 7			
2	Bit 5	23	Bit 8			
3	Bit 4	22	Bit 9			
4	Bit 3	21	Bit 10			
5	Bit 2	20	Bit 11			
6	Bit 1 (MSB)	19	Bit 12			
7	Strobe In	18	Digital Ground			
8	+15V supply	17	Bit 13			
9	-15V supply	16	Bit 14 (LSB)			
10	Gain Adjust	15	+5V supply			
11	Offset Adjust	14	Analog Ground			
12	Unipolar	13	Vout			

### ORDERING INFORMATION



\*Consult factory for details.

See also DAC-02320 for 12 bit configuration.



#### Notes

- Dimensions shown are in inches (millimeters)

- omersions shown are in incres immineters)
  Lead identification numbers are for reference only
  Lead spacing dimensions apply at seating plane
  Pin materia: meets solderability requirements of
  MiL-STD-202E Method 208C

## FIGURE 4. DA-02325-D MECHANICAL OUTLINE (24 PIN DDIP)




FIGURE 5. DA-02325-F MECHANICAL OUTLINE (24 PIN FLATPACK)