## 8-bit Proprietary Microcontroller смоз

# F<sup>2</sup>MC-8L MB89480 Series

## MB89485/485L/P485/P485L/PV480

### DESCRIPTION

The MB89480 series has been developed as a general-purpose version of the F<sup>2</sup>MC\*-8L family consisting of proprietary 8-bit single-chip microcontrollers.

In addition to a compact instruction set, the microcontroller contains a variety of peripheral functions such as 21bit timebase timer, watch prescaler, PWC timer, PWM timer, 8/16-bit timer/counter, 6-bit PPG, LCD controller/ driver, external interrupt 1 (edge), external interrupt 2 (level), 10-bit A/D converter, UART/SIO, buzzer, watchdog timer reset.

The MB89480 series is designed suitable for LCD remote controller as well as in a wide range of applications for consumer product.

\*: F<sup>2</sup>MC is the abbreviation of Fujitsu Flexible Microcontroller.

### FEATURES

- Package used LQFP package and SH-DIP package for MB89P485/P485L, MB89485/485L MDIP package and MQFP package for MB89PV480
- · High speed operating capability at low voltage
- Minimum execution time: 0.32 μs at 12.5 MHz

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



(Continued)

• F<sup>2</sup>MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

 Six timers PWC timer (also usable as an interval timer) PWM timer

8/16-bit timer/counter x 2 21-bit timebase timer

- Watch prescaler
- Programmable pulse generator
   6-bit PPG with program-selectable pulse width and period
- External interrupt
   Edge detection (selectable edge) : 4 channels
   Low level interrupt (wake-up function) : 8 channels
- A/D converter (4 channels)
   10-bit successive approximation type
- UART/SIO Synchronous/asynchronous data transfer capability
- LCD controller/driver Max 31 segments output x 4 commons Booster for LCD driving (selected by mask option)
- Buzzer
  - 7 frequencies are selectable by software
- Low-power consumption mode
   Stop mode (oscillation stops so as to minimize the current consumption.)
   Sleep mode (CPU stops so as to reduce the current consumption to approx. 1/3 of normal.)
   Watch mode (everything except the watch prescaler stops so as to reduce the power comsumption to an extremely low level.)
   Sub-clock mode
- Watchdog timer reset
- I/O ports: Max 42 channels

### ■ PRODUCT LINEUP

Part number Parameter	MB89485L	MB89485	MB89P485L	MB89P485	MB89PV480
Classification	Mass production products (mask ROM product)		0	ГР	Piggy-back
ROM size	16K x 8-bit (internal ROM)			nternal PROM rotection) *2	32K x 8-bit (external ROM)*1
RAM size		512	x 8-bit		1K × 8-bit
CPU functions	Number of instr Instruction bit le Instruction leng Data bit length Minimum execu Minimum interru	ength th ition time	: 1, : 0.:		
Ports	I/O ports (CMOS) N-channel open drain I/O port Output ports (N-channel open Input port Total		s : 28 drain) : 2   : 1	pins pins pins pins pin pins	
21-bit timebase timer	Interrupt period (0.66 ms, 2.6 ms, 21.0 ms, 335.5 ms) at 12.5 MHz.				
Watchdog timer	Reset period (1	67.8 ms to 335	.5 ms) at 12.5 M	Hz.	
Pulse width count timer	<ol> <li>1 channel.</li> <li>8-bit one-shot timer operation (supports underflow output, operating clock period: 1, 4, 3 external).</li> <li>8-bit reload timer operation (supports square wave output, operating clock period: 1, 4, 3 external).</li> <li>8-bit pulse width measurement operation (supports continuous measurement, H width, L width, rising edge to rising edge, falling edge to falling edge measurement and both e measurement).</li> </ol>				ating clock period: 1, 4, 32 t <sub>inst</sub> , measurement, H width,
PWM timer	8-bit reload time external). 8-bit resolution			ave output, oper	ating clock period: 1, 4, 32 t <sub>inst</sub> ,
6- bit programmable pulse generator	Can generate square pulse with programmable period.				
8/16-bit timer/counter 11, 12	Can be operated either as a 2-channel 8-bit timer/counter (timer 11 and timer 12, each own independent operating clock cycle), or as one 16-bit timer/counter. In timer 11 or 16-bit timer/counter operation, event counter operation (external clock-tand square wave output capability.				/counter.
8/16-bit timer/counter 21, 22	own independent operating cl		channel 8-bit timer/counter (timer 21 and timer 22, each with in ock cycle), or as one 16-bit timer/counter. er operation, event counter operation (external clock-triggered pility.		
External interrupt	4 independent of 8 channels (low	•	table edge, inter	rupt vector, req	uest flag).

(Continued)

Part number Parameter	MB89485L	MB89485	MB89P485L	MB89P485	MB89PV480		
A/D converter	A/D conversion	,	version time: 60 by internal clock	,			
LCD controller/driver	Common output Segment output Bias power supply pins LCD display RAM size Dividing resistor/booster		: 31 ( : 26 ( : 4 : 31 ×	: 4 (Max) : 31 (Max) (selected resistor ladder) : 26 (Max) (selected booster) : 4 : 31 × 4 bits : selected by mask option			
UART/SIO	(Max baud rate	e: 97.656 Kbps	ata transfer cap at 12.5 MHz). and 9 bits witho				
Buzzer output	7 frequencies	are selectable b	oy software.	ftware.			
Standby mode	Sleep mode, s	top mode, watc	h mode, sub-clo	e, sub-clock mode.			
Process	CMOS						
Operating voltage	2.2 V to 3.6 V	2.2 V to 5.5 V	2.7 V to 3.6 V	3.5 V to 5.5 V	2.7 V to 5.5 V		

\*1 : Use MBM27C256A as the external ROM.

\*2 : Read protection feature is selected by part number, detail please refer to MASK OPTIONS.

Note : 1  $t_{inst}$  = one instruction cycle (execution time) which can be selected as 1/4, 1/8, 1/16, or 1/64 of main clock.

### ■ PACKAGE AND CORRESPONDING PRODUCTS

Part number Package	MB89485/485L	MB89P485/P485L	MB89PV480
DIP-64P-M01	0	0	Х
FPT-64P-M23	0	0	Х
MDP-64C-P02	Х	Х	0
MQP-64C-P01	Х	Х	0

O : Availabe

X : Not available

### ■ DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following point:

• The stack area is set at the upper limit of the RAM.


#### 2. Current Consumption


- For the MB89PV480, the current consumed by the EPROM mounted in the piggy-back socket is needed to be included.
- When operating at low speed, the current consumed by the one-time PROM product is greater than that for the mask ROM product. However, the current consumption is roughly the same in sleep and stop mode.
- For more information, see "■ ELECTRICAL CHARACTERISTICS".

#### 3. Oscillation Stabilization Time after Power-on Reset

- For MB89PV480, MB89P485L and MB89485L, there is no power-on stabilization time after power-on reset.
- For MB89P485, there is power-on stabilization time after power-on reset.
- For MB89485, the power-on stabilization time can be selected.
- For more information, please refer to "■ MASK OPTION".


#### PIN ASSIGNMENT





DS07-12559-2E

(Continued)



\*1: If booster is selected, EC2 and TO2 will be redirected to P03/INT23 and P04/INT24 respectively. Segment output of P17/SEG30/AN3 - P14/SEG27/AN0 will be disabled.

\*2: Pin 24 is NC pin.

Pin assignment on package top

Pin no.	Pin symbol	Pin no.	Pin symbol	Pin no.	Pin symbol	Pin no.	Pin symbol
65	N.C.	73	A2	81	N.C.	89	OE
66	Vpp	74	A1	82	O4	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	O1	85	07	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	CE	95	A14
72	A3	80	Vss	88	A10	96	Vcc

N.C.: As connected internally, do not use.

### ■ PIN DESCRIPTION

Pi	n numbe	r		I/O	
SH-DIP*1 MDIP*4	MQFP*2	QFP* <sup>3</sup>	Pin name	circuit type	Function
33	26	25	X0	_	Connection pins for a crystal or other oscillator.
34	27	26	X1	A	An external clock can be connected to X0. In this case, leave X1 open.
29	22	21	X0A		Connection pins for a crystal or other oscillator.
30	23	22	X1A	A	An external clock can be connected to X0A. In this case, leave X1A open.
35	28	27	MODE	В	Input pin for setting the memory access mode. Connect directly to $V_{ss}$ .
36	29	28	RST	С	Reset I/O pin. The pin is an N-ch open-drain type with pull- up resistor and a hysteresis input. The pin outputs an "L" level when an internal reset request is present. Inputting an "L" level initializes internal circuits.
50 / 10	10 1 11	10 / 10	P00/INT20	_	General-purpose CMOS I/O port.
50 to 48	43 to 41	42 to 40	to P02/INT22	D	A hysteresis input. The pin is shared with external interrupt 2 input.
47	40	39	P03/INT23	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input, and shared with 8/16-bit timer/counter 21, 22 input when booster is selected.
46	39	38	P04/INT24	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input, and shared with 8/16-bit timer/counter 21, 22 output when booster is selected.
45	38	37	P05/INT25/ PWC	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input, and PWC input.
44	37	36	P06/INT26/ PPG	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input, and 6-bit PPG output.
43	36	35	P07/INT27/ BUZ	D	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with external interrupt 2 input and buzzer output.
25 to 28	18 to 21	17 to 20	P10/SEG23/ INT10 to P13/ SEG26/INT13	F/K	General-purpose N-ch open-drain I/O port. A hysteresis input. The pin is shared with external interrupt 1 input and LCD segment output.

P	in numbe	r		I/O	
SH-DIP*1 MDIP*4	MQFP*2	QFP* <sup>3</sup>	Pin name	circuit type	Function
37 to 40	30 to 33	29 to 32	P14/SEG27/ AN0 to P17/ SEG30/AN3	G/K	General-purpose N-ch open-drain I/O port. An analog input. The pin is shared with A/D converter input and LCD segment output. LCD segment output will be disabled when booster is selected.
51	44	43	P20/PWM	E	General-purpose CMOS I/O port. The pin is shared with PWM output.
52	45	44	P21/SCK	E	General-purpose CMOS I/O port. The pin is shared with UART/SIO clock I/O.
53	46	45	P22/SO	E	General-purpose CMOS I/O port. The pin is shared with UART/SIO data output.
54	47	46	P23/SI	D	General-purpose CMOS I/O port. The pin is shared with UART/SIO data input.
55	48	47	P24/C1/TO2	н	General-purpose CMOS I/O port. The pin is shared with 8/16-bit timer 21, 22 output (it is redirected to P04/INT24 when booster is selected), and as a capacitor connecting pin when booster is selected.
56	49	48	P25/C0/EC2	F	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with 8/16-bit timer 21, 22 input (it is redirected to P03/INT23 when booster is selected), and as a capacitor connecting pin when booster is selected.
58	51	50	P26/V1/TO1	Н	General-purpose CMOS I/O port. The pin is shared with 8/16-bit timer 11, 12 output, and LCD power driving pin.
59	52	51	P27/V2/EC1	F	General-purpose CMOS I/O port. A hysteresis input. The pin is shared with 8/16-bit timer 11, 12 input, and LCD power driving pin.
62	55	54	P30/COM2	I/K	General-purpose N-ch open-drain output port. The pin is shared with the LCD common output.
61	54	53	P31/COM3	I/K	General-purpose N-ch open-drain output port. The pin is shared with the LCD common output.
9 to 16	2 to 9	1 to 8	P40/SEG8 to P47/SEG15	H/K	General-purpose N-ch open-drain I/O port. The pin is shared with LCD segment output.
17 to 23	10 to 16	9 to 15	P50/SEG16to P56/SEG22	H/K	General-purpose N-ch open-drain I/O port. The pin is shared with LCD segment output.
24	17	16	P57	J	General-purpose CMOS input port.



(Continued)

Pi	Pin number		I/C		
SH-DIP*1 MDIP*4	MQFP*2	QFP* <sup>3</sup>	Pin name	circuit type	Function
2 to 8	59 to 64, 1	58 to 64	SEG1 to SEG7	к	LCD segment output-only pins.
1, 63	58, 56	57, 55	COM0 to COM1	к	LCD common output-only pins.
60	53	52	V3	—	LCD driving power supply pin.
57	50	49	V0/SEG0	—/K	LCD driving power supply pin when booster is selected. LCD segment output when booster is not selected.
24	24	22	С		When MB89P485 is used, connect an external 0.1 $\mu\text{F}$ capacitor between this pin and the ground.
31	24	23	C		N.C. pin when MB89485/485L, MB89P485L or MB89PV480 is used.
64	57	56	Vcc	—	Power supply pin (+3 V or +5 V).
32	25	24	Vss	_	Power supply pin (GND).
41	34	33	AVcc	—	A/D converter power supply pin.
42	35	34	AVss	_	A/D converter power supply pin. Use at the same voltage level as $V_{ss}$ .

\*1: DIP-64P-M01

\*2: MQP-64C-P01

\*3: FPT-64P-M23

\*4: MDP-64C-P02


### External EPROM Socket (MB89PV480 only)


Pin nu	umber	Pin	I/O	Function
MDIP*1	MQFP*2	name	1/0	Function
91 90 66 87 85 88 89 67 68 69 70 71 72 73 74	95 94 67 91 88 92 93 68 69 70 71 72 73 74 75	A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0	Ο	Address output pins.
83 82 81 80 79 77 76 75	86 85 84 83 82 79 78 77	08 07 06 05 04 03 02 01	I	Data input pins.
65 76 81 90	65 76 81 90	N.C.	_	Internally connected pins. Always leave open.
65	66	Vpp	0	"H" level output pin.
78	80	Vss	0	Power supply pin (GND).
84	87	CE	0	Chip enable pin for the EPROM. Outputs "H" in standby mode.
86	89	OE	0	Output enable pin for the EPROM. Always outputs "L".
92	96	Vcc	0	Power supply pin for the EPROM.

\*1: MDP-64C-P02

\*2: MQP-64C-P01

#### ■ I/O CIRCUIT TYPE





#### ■ HANDLING DEVICES

#### 1. Preventing Latch-up

Latch-up may occur on CMOS IC if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in ■ ELECTRICAL CHARACTERISTICS is applied between Vcc and Vss.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply ( $AV_{CC}$ ) and analog input from exceeding the digital power supply ( $V_{CC}$ ) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of Power Supply Pins on Microcontrollers with A/DConverter

Connect to be AVcc = Vcc and AVss = Vss even if the A/D converter is not in use.

#### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 5. Power Supply Voltage Fluctuations

Although V<sub>cc</sub> power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>cc</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>cc</sub> value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset and wake-up from stop mode.

#### 7. Notes on noise in the External Reset Pin (RST)

If the reset pulse applied to the external reset pin ( $\overline{RST}$ ) does not meet the specifications, it may cause malfunctions. Use caution so that the reset pulse less than the specifications will not be fed to the external reset pin ( $\overline{RST}$ ).

#### ■ PROGRAMMING OTPROM IN MB89P485/P485L WITH SERIAL PROGRAMMER

#### 1. Programming the OTPROM with Serial Programmer

• All OTP products can be programmed with serial programmer.

#### 2. Programming the OTPROM

• To program the OTPROM using FUJITSU MCU programmer MB91919-001.

Inquiry : Fujitsu Microelectronics Asia Pte Ltd. : TEL (65)-2810770

FAX (65)-2810220

#### 3. Programming Adapter for OTPROM

• To program the OTPROM using FUJITSU MCU programmer MB91919-001, use the programming adapter listed below.

Package	Compatible socket adapter
DIP-64P-M01	MB91919-812
FPT-64P-M23	MB91919-813

Inquiry : Fujitsu Microelectronics Asia Pte Ltd. : TEL (65)-2810770

FAX (65)-2810220

#### 4. **OTPROM Content Protection**

For product with OTPROM content protection feature (MB89P485/P485L-103, MB89P485/P485L-104), OT-PROM content can be read using serial programmer if the OTPROM content protection mechanism is not activated.

One predefined area of the OTPROM (FFFC<sub>H</sub>) is assigned to be used for preventing the read access of OTPROM content. If the protection code " $00_{H}$ " is written in this address (FFFC<sub>H</sub>), the OTPROM content cannot be read by any serial programmer.

Note: The program written into the OTPROM cannot be verified once the OTPROM protection code is written ("00H" in FFFCH). It is advised to write the OTPROM protection code at last.

#### 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

#### ■ PROGRAMMING OTPROM IN MB89P485/P485L WITH PARALLEL PROGRAMMER

#### 1. Programming OTPROM with Parallel Programmer

• Only products without protection feature (i.e. MB89P485/P485L-101 and MB89P485/P485L-102) can be programmed with parallel programmer. Product with protection feature (i.e. MB89P485/P485L-103 and MB89P485/P485L-104) cannot be programmed with parallel programmer.

#### 2. ROM Writer Adapters and Recommended ROM Writers

• The following shows ROM writer adapters and recommended ROM writers.

Ando Electric Co., Ltd. (Parallel programmer)

Fujitsu Microelectronics Asia Pte Ltd. (Serial programmer)

Package name	Applicable adapter model	Recommended writer
DIP-64P-M01	MB91919-604	MB91919-001
FPT-64P-M23	MB91919-605	MB91919-001

Inquiries : Fujitsu Microelectronics Asia Pte Ltd. : TEL (65)-2810770 Writing Data to the OTPROM using Writer from Minato Electronics Co., Ltd.

(1) Set the OTPROM writer for the CU50-OTP (device code: cdB6DC).

(2) Load the program data to the OTPROM writer.

(3) Write data using the OTPROM writer.

#### 3. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.


### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20TVM

#### 2. Memory Space

Memory space in each mode is shown in the diagram below.




#### 3. Programming to the EPROM

(1) Set the EPROM programmer to the MBM27C256.

- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000 $\mu$  to 7FFF $\mu$  with the EPROM programmer.


#### BLOCK DIAGRAM



### CPU CORE

#### 1. Memory Space

The microcontrollers of the MB89480 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89480 series is structured as illustrated below.




#### 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following registers are provided:

Program counter (PC)	: A 16-bit register for indicating instruction storage positions.
Accumulator (A)	: A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T)	: A 16-bit register for performing arithmetic operations with the accumulator. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX)	: A 16-bit register for index modification.
Extra pointer (EP)	: A 16-bit pointer for indicating a memory address.
Stack pointer (SP)	: A 16-bit register for indicating a stack area.
Program status (PS)	: A 16-bit register for storing a register pointer, a condition code.

◄ 16 bits    ►	Initial value
PC	: Program counter FFFDH
А	: Accumulator Undefined
Т	: Temporary accumulator Undefined
IX	: Index register Undefined
EP	: Extra pointer Undefined
SP	: Stack pointer Undefined
PS	: Program status I-flag = 0, IL1, 0 = 11 Other bits are undefined.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

											RP			Lowe	r OP	codes
	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"1"	R4	R3	R2	R1	R0	b2	b1	b0
	$\downarrow$															
Generated addresses	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag : Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Clear to "0" otherwise. This flag is for decimal adjustment instructions.
- I-flag : Interrupt is allowed when this flag is set to "1". Interrupt is prohibited when the flag is set to "0". Clear to "0" when reset.
- IL1, 0 : Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	Priority
0	0	1	High
0	1		t
1	0	2	
1	1	3	Low = no interrupt

N-flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Clear to "0" otherwise.


Z-flag : Set to "1" when an arithmetic operation results in "0". Clear to "0" otherwise.

- V-flag : Set to "1" if a signed numeric value overflows because of an arithmetic calculation. Clear to "0" if the overflow does not occur.
- C-flag : Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Clear to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 32 banks can be used on the MB89480 series. The bank currently in use is indicated by the register bank pointer (RP).



### ■ I/O MAP

Address	Register name	Register description	Read/Write	Initial value			
00н	PDR0	Port 0 data register	R/W	XXXXXXXXB			
01н	DDR0	Port 0 data direction register	W*	0000000в			
02н	PDR1	Port 1 data register	R/W	XXXXXXXXB			
03н	DDR1	Port 1 data direction register	W*	0000000в			
04н	PDR2	Port 2 data register	R/W	0000000в			
05н		(Reserved)					
06н	DDR2	Port 2 data direction register	R/W	0000000в			
07н	SYCC	System clock control register	R/W	Х-1ММ100в			
08н	STBC	Standby control register	R/W	00010XXX <sub>в</sub>			
09н	WDTC	Watchdog timer control register	W*	0ХХХХв			
0Ан	TBTC	Timebase timer control register	R/W	00000в			
0 <b>В</b> н	WPCR	Watch prescaler control register	R/W	000000в			
0Сн	PDR3	Port 3 data register	R/W	11в			
0 <b>D</b> н		(Reserved)					
0 <b>Е</b> н	RSFR	Reset flag register	R	ХХХХв			
0 <b>F</b> н		(Reserved)					
10н	PDR4	Port 4 data register	R/W	11111111в			
11н		(Reserved)					
12н	PDR5	Port 5 data register	R/W	Х1111111в			
13н to 1Fн		(Reserved)					
20н	SMC1	UART/SIO mode control register 1	R/W	0000000в			
21н	SMC2	UART/SIO mode control register 2	R/W	0000000в			
22н	SRC	UART/SIO rate control register	R/W	XXXXXXXX			
23н	SSD	UART/SIO status/data register	R	00001в			
24н	SIDR/SODR	UART/SIO data register	R/W	XXXXXXXXB			
25н	EIC1	External interrupt 1 control register 1	R/W	0000000в			
26н	EIC2	External interrupt 1 control register 2	R/W	0000000в			
27н	EIE2	External interrupt 2 enable register	R/W	0000000в			
28н	EIF2	External interrupt 2 flag register	R/W	Ов			
29н to 2Bн		(Reserved)					
2Сн	ADC1	A/D control register 1	R/W	-000000в			
2Dн	ADC2	A/D control register 2	R/W	-0000001в			
2Eн	ADDH	A/D data register (Upper byte)	R	ХХв			
2 <b>F</b> н	ADDL	A/D data register (Lower byte)	R	XXXXXXXX			
30н	ADEN	A/D input enable register	R/W	1111в			
31н	PCR1	PWC control register 1	R/W	0-0000в			
32н	PCR2	PWC control register 2	R/W	0000000в			
33н	PLBR	PWC reload buffer register	R/W	XXXXXXXXB			



Address	Register name	Register description	Read/Write	Initial value
34н	CNTR	PWM timer control register	R/W	0-00000в
35н	COMR	PWM timer compare register	W*	XXXXXXXX
36н	T22CR	Timer 22 control register	R/W	000000Х0в
37н	T21CR	Timer 21 control register	R/W	000000Х0в
38н	T22DR	Timer 22 data register	R/W	XXXXXXXX
39н	T21DR	Timer 21 data register	R/W	XXXXXXXX
ЗАн	T12CR	Timer 12 control register	R/W	000000Х0в
3Вн	T11CR	Timer 11 control register	R/W	000000Х0в
3Сн	T12DR	Timer 12 data register	R/W	XXXXXXXX
3Dн	T11DR	Timer 11 data register	R/W	XXXXXXXX
3Ен	PPGC1	PPG control register 1	R/W	0000000в
3Fн	PPGC2	PPG control register 2	R/W	0-00000в
40н	BUZR	Buzzer control register	R/W	000в
41н to 5Dн		(Reserved)		
5Eн	LCR1	LCD controller control register 1	R/W	00010000в
5 <b>F</b> н	LCR2	LCD controller control register 2	R/W	-000000в
60н to 6Fн	VRAM	LCD data RAM	R/W	XXXXXXXX
70н	PURC0	Port 0 pull up resistor control register	R/W	11111111в
71н		(Reserved)		
72н	PURC2	Port 2 pull up resistor control register	R/W	1111в
73н to 7Ан		(Reserved)		
7Вн	ILR1	Interrupt level setting register 1	W*	11111111в
7Сн	ILR2	Interrupt level setting register 2	W*	11111111в
7Dн	ILR3	Interrupt level setting register 3	W*	11111111в
<b>7</b> Ен	ILR4	Interrupt level setting register 4	W*	11111111в
<b>7</b> Fн		(Reserved)	· ·	

\* : Bit manipulation instruction cannot be used.

#### • Read/write access symbols

- R/W : Readable and writable
- R : Read-only
- W : Write-only

#### Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is undefined.
- : Unused bit.
- M : The initial value of this bit is determined by mask option.



### ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)


Denomination	Symbol	Va	lue	Unit	Demerke
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage	Vcc AVcc	Vss-0.3	Vss + 6.0	V	MB89PV480, MB89P485, MB89485 AVcc must not exceed Vcc
	Vcc AVcc	Vss-0.3	Vss + 4.0	V	MB89P485L, MB89485L AVcc must not exceed Vcc
LCD power supply voltage	V0 to V3	Vss-0.3	Vss + 6.0	V	
Input voltage	Vı	Vss-0.3	Vcc + 0.3	V	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	P00 to P07, P10 to P17, P20 to P27, P30 to P31, P40 to P47, P50 to P56
Maximum clamp current		- 2.0	+ 2.0	mA	*
Total maximum clamp current	$\sum  I_{CLAMP} $		20	mA	*
"L" level maximum output current	lol		15	mA	
"L" level average output current	OLAV		4	mA	Average value (operating current $\times$ operating rate)
"L" level total maximum output current	∑Iol		100	mA	
"L" level total average output current			40	mA	Average value (operating current $\times$ operating rate)
"H" level maximum output current	Іон		-15	mA	
"H" level average output current	Іонач		-4	mA	Average value (operating current $\times$ operating rate)
"H" level total maximum output current	∑Іон		-50	mA	
"H" level total average output current	∑Іона∨		-20	mA	Average value (operating current $\times$ operating rate)
Power consumption	PD		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

- \*: Applicable to pins: P00 to P07, P20 to P23, AN0 to AN3
  - Use within recommended operating conditions.
  - Use at DC voltage (current).
  - The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
  - The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.



- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the Vcc pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller current is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on result.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannnot accept +B signal input.
- Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks	
Faiameter	Symbol	Min	Мах	Unit	Keinarka	
		2.2*	5.5	V	Operation assurance range	MB89485
		3.5*	5.5	V	Operation assurance range	MB89P485
	Vcc	2.7*	5.5	V	Operation assurance range	MB89PV480
Power supply voltage	AVcc	1.5	5.5	V	Retains the RAM state in stop mode	MB89485, MB89P485, MB89PV480
		2.2*	3.6	V	Operation assurance range	MB89485L,
		1.5	3.6	V	Retains the RAM state in stop mode	MB89P485L
LCD power supply voltage	V0 to V3	Vss	Vcc	V		
Operating temperature	TA	-40	+85	°C		

\* : These values depend on the operating conditions and the analog assurance range. See Figure 1, 2, 3 and "5. A/D Converter Electrical Characteristics."





Figure 1 Operating Voltage vs. Main Clock Operating Frequency (MB89P485/485)

Figure 2 Operating Voltage vs. Main Clock Operating Frequency (MB89P485L/485L)






Figure 3 Operating Voltage vs. Main Clock Operating Frequency (MB89PV480)

Figure 1, 2 and 3 indicate the operating frequency of the external oscillator at an instruction cycle of 4/FcH.

Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

#### 3. DC Characteristics

<u>г</u>	A	Vcc = Vcc = 3.0 V for	<sup>-</sup> MB89P485L, Me	389485L, A		ss=0.0 V,	$T_A = -$	40°C to +85°C)
Parameter	Symbol	Pin	Condition		Value	T	Unit	Remarks
	_	P00 to P07,		Min	Тур	Max		
"H" level input voltage	Vін	P10 to P17, P20 to P27, P40 to P47, P50 to P57	_	0.7 Vcc		Vcc + 0.3	V	
input voltage	Viнs	RST, MODE, EC1, EC2, PWC, SCK, SI, INT10 to INT13, INT20 to INT27	_	0.8 Vcc	_	Vcc + 0.3	V	
"L" level	Vil	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57	_	Vss-0.3	_	0.3 Vcc	V	
input voltage	Vils	RST, MODE, EC1, EC2, PWC, SCK, SI, INT10 to INT13, INT20 to INT27	_	Vss-0.3	_	0.2 Vcc	V	
Open-drain output pin	M	P10 to P17, P24 to P27,		V 0.2		Vcc + 0.3	v	Product with- out booster
application voltage	VD	P30 to P31, P40 to P47, P50 to P56		Vss-0.3	_	V3	V	Product with booster
"H" level output	Vон	P00 to P07, P20 to P23	Іон = -2.0 mA	4.0	_	_	V	MB89PV480, MB89P485, MB89485
voltage		F 20 10 F 23		2.2	_	_	V	MB89P485L, MB89485L
"L" level	P00 to P07, P10 to P17, P20 to P27, P30 to P31, P40 to P47, P50 to P56, RST		lo∟= 4.0 mA	_	_	0.4	V	MB89PV480, MB89P485, MB89485
output voltage	Vol	P00 to P07, P20 to P23, RST		—	_	0.4	V	MB89P485L, MB89485L
J		P10 to P17, P24 to P27, P30 to P31, P40 to P47, P50 to P56	lo∟= 2.0 mA	_	_	0.4	V	MB89P485L, MB89485L

 $\begin{array}{l} (AV_{CC} = V_{CC} = 5.0 \text{ V for MB89PV480, MB89P485, MB89485, } AV_{SS} = V_{SS} = 0.0 \text{ V, } T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}) \\ AV_{CC} = V_{CC} = 3.0 \text{ V for MB89P485L, MB89485L, } AV_{SS} = V_{SS} = 0.0 \text{ V, } T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}) \\ \end{array}$ 

(Continued)

			for MB89P485L, MB	09400L, /	Value	s – 0.0 V,		
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks
Input leakage current	lu	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57	0.45 V < Vı < Vcc	-5	_	+5	μΑ	Without pull-up resistor
Open-drain output leakage current	ILOD	P10 to P17, P24 to P27, P30 to P31, P40 to P47, P50 to P56	0.45 V < Vı < Vcc	-5	_	+5	μΑ	
Pull-down resistance	Rdown	MODE	VI = Vcc	25	50	100	kΩ	Except MB89P485, MB89P485L
Pull-up resistance	Rpull	P00 to P07, P20 to P23, RST	VI = 0.0 V	25	50	100	kΩ	When pull-up resistor is selected (except RST)
			Fсн = 10 MHz,	—	6	13		MB89485
			$t_{inst} = 0.4 \ \mu s,$		3	7	mA	MB89485L
	ICC1		Main clock run	_	5	10		MB89P485
			mode	_	4	8		MB89P485L
			Fсн = 10 MHz,	_	0.9	3		MB89485
	Icc2		$t_{inst} = 6.4 \ \mu s$ ,	_	0.4	1.5	mA	MB89485L
	1002		Main clock run	_	0.9	3		MB89P485
			mode	_	0.5	2		MB89P485L
			Fсн = 10 MHz,	_	2	5		MB89485
Power supply	Iccs1	Vcc	$t_{inst} = 0.4 \ \mu s,$	_	1	2.5	mA	MB89485L
current	10031	VCC	Main clock sleep	_	2.5	5		MB89P485
			mode	_	1.2	2.5		MB89P485L
			Fсн = 10 MHz,	_	0.7	2		MB89485
	Iccs <sub>2</sub>		$t_{inst} = 6.4 \ \mu s$ ,	_	0.3	1	mA	MB89485L
	10032		Main clock sleep	_	0.9	2		MB89P485
			mode	_	0.4	1		MB89P485L
			Fc∟ = 32.768 kHz,	_	40	85		MB89485
	Iccl		$T_{A} = +25^{\circ}C,$		22	50	μA	MB89485L
	ICCL		Sub-clock run		400	800	μΑ	MB89P485
			mode	_	25	50		MB89P485L

 $(AV_{CC} = V_{CC} = 5.0 \text{ V for MB89PV480, MB89P485, MB89485, AV_{SS} = V_{SS} = 0.0 \text{ V, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$  $AV_{CC} = V_{CC} = 3.0 \text{ V for MB89P485L, MB89485L, AV_{SS} = V_{SS} = 0.0 \text{ V, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

			0 V for_MB89P485L, MB8	59403L, F	Value	= 0.0 v,		, ,
Parameter	Symbol	Pin	Condition	Min	Тур	Max	Unit	Remarks
					15	30		MB89485
			Fc∟ = 32.768 kHz,		7	15		MB89485L
	ICCLS		T <sub>A</sub> = +25ºC, Sub-clock sleep mode	_	12	30	μA	MB89P485
					7	15	-	MB89P485L
					2	10		MB89485
		N/	T <sub>A</sub> = +25°C, Watch mode, Main clock stop mode	_	1	5		MB89485L
	Ісст	Vcc		_	5	15	μA	MB89P485
				_	1	5		MB89P485L
				_	1	5		MB89485
Power	laau		T <sub>A</sub> = +25ºC, Sub-clock stop mode		0.8	4		MB89485L
supply current	Іссн			_	3	10	μA	MB89P485
				_	0.8	4		MB89P485L
		- AVcc	A/D conversion active	_	1.3	6		MB89485
	A			—	1	3	mA	MB89485L
	IA			_	1.3	6	IIIA	MB89P485
				_	1	3		MB89P485L
			T <sub>A</sub> = +25°C,		1	5	μA	MB89485
	Іан				0.8	4		MB89485L
	ТАП		A/D conversion stop	—	1	5		MB89P485
					0.8	4		MB89P485L
Common		COM0 to	V1 to V3 = +3.0 V					MB89P485L, MB89485L
output impedance	Rvсом	COM3	V1 to V3 = +5.0 V	—	—	2.5	kΩ	MB89PV480, MB89P485, MB89485
Segment			V1 to V3 = +3.0 V					MB89P485L, MB89485L
output impedance	Rvseg	SEG0 to SEG30	V1 to V3 = +5.0 V		_	15	kΩ	MB89PV480, MB89P485, MB89485
LCD divided resistance	RLCD	_	Between Vcc and Vss	300	500	750	kΩ	

(AVcc = Vcc = 5.0 V for MB89PV480, MB89P485, MB89485, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C) AVcc = Vcc = 3.0 V for MB89P485L, MB89485L, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

(Continued)

1	,	- v c c - v c c - 3	0 V for MB89P485L, MB	09403L, 7		s = 0.0 v,	I A — —-	+0 C (0 +03 C)
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
ranameter	Oymbol	1 111	Condition	Min	Тур	Max	Onic	Remarks
LCD controller/ driver leakage current	Ilcdl	V0 to V3, COM0 to COM3, SEG0 to SEG30	_	_		±1	μΑ	
Booster for	Vv3	V3	V1 = 1.5 V	4.3	4.5	4.7	V	
LCD driving output voltage	Vv2	V2	V1 = 1.5 V	2.9	3.0	3.1	V	
Reference inputvoltage for LCD driving	Vv1	V1	IιN = 0.0 μA	1.4	1.5	1.7	V	Products with booster only
Reference voltage input impedance	Rrin	V1	_	8.5	9.8	11	kΩ	
Input capacitance	CIN	Other than Vcc, Vss, AVcc, AVss	f = 1 MHz		5	15	pF	

 $(AV_{CC} = V_{CC} = 5.0 \text{ V for MB89PV480, MB89P485, MB89485, AV_{SS} = V_{SS} = 0.0 \text{ V, } T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C} ) \\ AV_{CC} = V_{CC} = 3.0 \text{ V for MB89P485L, MB89485L, AV_{SS} = V_{SS} = 0.0 \text{ V, } T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C} )$ 

#### 4. AC Characteristics


#### (1) Reset Timing

```
(AVcc = Vcc = 5.0 V for MB89PV480, MB89P485, MB89485, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)
AVcc = Vcc = 3.0 V for MB89P485L, MB89485L, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)
```

Parameter	Symbol	Condition	Valu	le	Unit	Remarks
Farameter	Symbol	Condition	Min	Мах	Unit	Neillai K3
RST "L" pulse width	tzlzн	—	48 thcyl	—	ns	

Note :  $t_{HCYL}$  is the oscillation cycle (1/FcH) to input to the X0 pin.

The MCU operation is not guaranteed when the "L" pulse width is shorter than tzLzH.




(2) Power-on Reset

(	AVss =	Vss =	0.0 V.	$T_A = -$	40°C to	+85°C)
١.	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	• 00	0.0 .,	• / (	10 0 10	


Parameter	Symbol	Condition	Value		Unit	Remarks	
			Min	Max	Unit	Kennarks	
Power supply rising time	<b>t</b> R		—	50	ms		
Power supply cut-off time	toff		1		ms	Due to repeated operations	


Note : Make sure that power supply rises within the selected oscillation stabilization time. Rapid changes in power supply voltage may cause a power-on reset. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

				(AV	/ss = Vss	s= 0.0 V	$', T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$
Parameter	Symbol	Pin	Value			Unit	Remarks
Faidilletei			Min	Тур	Max	Unit	itemarks
Clock frequency	Fсн	X0, X1	1	—	12.5	MHz	
	Fc∟	X0A, X1A		32.768		kHz	
Clock cycle time	<b>t</b> HCYL	X0, X1	80	—	1000	ns	
	<b>t</b> LCYL	X0A, X1A	_	30.5	_	μs	
Input clock pulse width	Р <sub>WH</sub> Рw∟	X0	20		_	ns	
	Pwhl Pwll	X0A	_	15.2	_	μs	External clock
Input clock rising/falling time	tcr tcr	X0, X0A			10	ns	





### (4) Instruction Cycle


Parameter	Symbol	Value	Unit	Remarks
Instruction cycle (minimum execution time)	<b>t</b> inst	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/F <sub>CH</sub> )t <sub>inst</sub> = 0.32 $\mu$ s when operating at F <sub>CH</sub> = 12.5 MHz
		2/FcL	μs	$t_{\text{inst}}$ = 61.036 $\mu s$ when operating at FcL = 32.768 kHz

(5) Serial I/O Timing

 $(AV_{CC} = V_{CC} = 5.0 \text{ V for MB89PV480, MB89P485, MB89485,} \\ AV_{CC} = V_{CC} = 3.0 \text{ V for MB89P485L, MB89485L} \\ AV_{SS} = V_{SS} = 0.0 \text{ V, } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Condition	Value		Unit
Farameter	Symbol	FIII	Condition	Min	Max	Unit
Serial clock cycle time	tscyc	SCK		2 tinst*	—	μs
$SCK \downarrow \to SO$ time	tslov	SCK, SO	Internal shift clock mode	-200	200	ns
Valid SI $\rightarrow$ SCK $\uparrow$	tıvsн	SI, SCK		1/2 tinst*		μs
SCK $\uparrow \rightarrow$ valid SI hold time	tsнix	SCK, SI		1/2 t <sub>inst</sub> *		μs
Serial clock "H" pulse width	<b>t</b> shsl	SCK	External shift clock mode	1 t <sub>inst</sub> *		μs
Serial clock "L" pulse width	<b>t</b> slsh	SCK, SO		1 tinst*		μs
$SCK \downarrow \to SO$ time	tslov			0	200	ns
Valid SI $\rightarrow$ SCK $\uparrow$	tıvsн	SI, SCK		1/2 tinst*	-	μs
$SCK \uparrow \to valid SI  hold time$	tsнix	SCK, SI		1/2 t <sub>inst</sub> *		μs

\* : For information on tinst, see "(4) Instruction Cycle."




(6) Peripheral Input Timing

 $(AV_{CC} = V_{CC} = 5.0 \text{ V for MB89PV480, MB89P485, MB89485})$  $AV_{CC} = V_{CC} = 3.0 \text{ V for MB89P485L, MB89485L}$  $AV_{SS} = V_{SS} = 0.0 \text{ V. } T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Pin	Value		Unit	Remarks
Falameter		E III	Min	Max	Onit	itema ko
Peripheral input "H" pulse width 1	tiliH1	INT10 to INT13,	2 tinst*	—	μs	
Peripheral input "L" pulse width 1	tiHi∟1	INT20 to INT27, EC1, EC2, PWC	2 tinst*		μs	

\* : For information on tinst, see "(4) Instruction Cycle."



### 5. A/D Converter Electrical Characteristics

(1) A/D Converter Electrical Characteristics

		, ,		= Vcc = 2.7 V to	3.6 V for MB8 = Vss = 0.0 V,	9P485l	, ,
Deremeter	Symbol	Pin	Value			11	Demenie
Parameter			Min	Тур	Max	Unit	Remarks
Resolution				10		bit	
Total error			—	_	±4.0	LSB	
Linearity error		-	_		±2.5	LSB	
Differential linearity error			_	_	±1.9	LSB	
Zero transition voltage	Vот		AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	V	
Full-scale transition voltage	Vfst	-	AVcc – 4.5 LSB	AVcc – 2.5 LSB	AVcc - 0.5 LSB	V	
A/D mode conversion time	_		_		60 tinst*	μs	
Analog port input current	IAIN	AN0 to AN3	_	—	10	μΑ	
Analog input voltage	VAIN		AVss	_	AVcc	V	

( AVcc = Vcc = 4.5 V to 5.5 V for MB89PV480, MB89P485, MB89485,

\* : For information on t<sub>inst</sub>, see "(4) Instruction Cycle" in "4. AC Characteristics".

(2) A/D Converter Glossary

Resolution

Analog changes that are identifiable with the A/D converter.


When the number of bits is 10, analog voltage can be divided into  $2^{10} = 1024$ .

 Linearity error (unit: LSB) The deviation of the straight line connecting the zero transition point ("00 0000 0000" ↔ "00 0000 0001") with the full-scale transition point ("11 1111 1111" ↔ "11 1111 1110") from actual conversion characteristics.

Differential linearity error (unit: LSB)
 The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value.

### Total error (unit: LSB)

The difference between theoretical and actual conversion values.




### (3) Notes on Using A/D Converter

• Input impedance of the analog input pins

The A/D converter used for the MB89480 series contains a sample and hold circuit as illustrated below to fetch analog input voltage into the sample and hold capacitor for 16 instruction cycles after activation A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low.


Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1  $\mu$ F for the analog input pin.




	MB89485 MB89PV480	MB89485L	MB89P485	MB89P485L
R: analog input equivalent resistance	2.2 kΩ	2.8 kΩ	2.6 kΩ	7.1 kΩ
C: analog input equivalent capacitance	45 pF	46 pF	28 pF	48.3 pF


## ■ EXAMPLE CHARACTERISTICS

### (1) "L" level output voltage




### (2) "H" level output voltage







(3) "H" level input voltage/"L" level input voltage


### (4) Power supply current (External clock)







### (5) Pull-up resistance




## ■ MASK OPTIONS


	Part number	MB89485	MB89485L	MB89P485	MB89P485L	MB89PV480	
No.	Specifying procedure	Specify when ordering mask		Setting not possible		Setting not possible	
1	Booster selection (KSV) • Internal resistor ladder • Booster	Selectable		101/103 : Internal resistor ladder 102/104: Booster		101 : Internal resistor ladder 102: Booster	
2	Selection of OTPROM content protection feature • No protection feature • With protection feature	_		101/102 : No protection 103/104 : With protection		_	
3	Selection of oscillation stabilization time (OSC) 2 <sup>14</sup> /Fсн (approx.1.3 ms) 2 <sup>17</sup> /Fсн (approx.10.5 ms) 2 <sup>18</sup> /Fсн (approx.21.0 ms)	Selectable OSC		2 <sup>18</sup> /Fсн (аррго	ox.21.0 ms)	2 <sup>18</sup> /Fсн (approx.21.0 ms)	
4	Selection of power-on stabilization time • Nil • 2 <sup>17</sup> /F <sub>CH</sub>	Selectable	Fixed to nil	2 <sup>17</sup> /Fсн	Fixed to nil	Fixed to nil	

## ■ ORDERING INFORMATION

Part number	Package	Remarks
MB89485PMC MB89P485-101PMC MB89P485-102PMC MB89P485-103PMC MB89P485-104PMC MB89P485LPMC MB89P485L-101PMC MB89P485L-102PMC MB89P485L-103PMC MB89P485L-104PMC	64-pin Plastic QFP (FPT-64P-M23)	101: With internal resistor ladder,
MB89485P-SH MB89P485-101P-SH MB89P485-102P-SH MB89P485-103P-SH MB89P485-104P-SH MB89P485L-SH MB89P485L-101P-SH MB89P485L-102P-SH MB89P485L-103P-SH MB89P485L-104P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	without content protection 102: With booster, without content protection 103: With internal resistor ladder, with content protection 104: With booster, with content protection
MB89PV480-101C-SH MB89PV480-102C-SH	64-pin Ceramic MDIP (MDP-64C-P02)	
MB89PV480-101CF MB89PV480-102CF	64-pin Ceramic MQFP (MQP-64C-P01)	


### PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


(Continued)






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)

### (Continued)





Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

## ■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
		Changed the series name; MB89480/MB89480L series $\rightarrow$ MB89480 series
	_	Changed the package code. FPT-64P-M09 $\rightarrow$ FPT-64P-M23
18	■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE	Deleted the "2. Programming Socket Adapter"
40	<ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>5. A/D Converter Electrical Characteristics</li> </ul>	Changed the unit of "Zero transition voltage" and "Full-scale transition voltage". mV $\rightarrow~V$
50	■ ORDERING INFORMATION	Changed the order informations. MB89485PFM $\rightarrow$ MB89485PMC MB89P485-101PFM $\rightarrow$ MB89P485-101PMC MB89P485-102PFM $\rightarrow$ MB89P485-102PMC MB89P485-103PFM $\rightarrow$ MB89P485-103PMC MB89P485-104PFM $\rightarrow$ MB89P485-104PMC MB89P485L-104PFM $\rightarrow$ MB89P485L-101PMC MB89P485L-102PFM $\rightarrow$ MB89P485L-102PMC MB89P485L-103PFM $\rightarrow$ MB89P485L-103PMC MB89P485L-104PFM $\rightarrow$ MB89P485L-104PMC
52	■ PACKAGE DIMENSIONS	Changed the package figure. FPT-64P-M09 $\rightarrow$ FPT-64P-M23

The vertical lines marked in the left side of the page show the changes.

## **FUJITSU MICROELECTRONICS LIMITED**

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3387 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Business & Media Promotion Dept.