# MC9S12DJ64 Device User Guide V01.02

Covers also

MC9S12D64

Original Release Date: 19 Nov 2001 Revised: March 6, 2002

Motorola, Inc

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

# **Revision History**

Version Number	Revision Date	Effective Date	Author	Description of Changes	
V01.00	16 NOV 2001	19 NOV 2001		Initial version based on MC9SDP256-2.09 Version.	
V01.01	18 FEB 2002	18 FEB 2002		In table "5V I/O Characteristics" of the electrical characteristics replaced tPULSE with tpign and tpval in lines "Port Interrupt Input Pulse filtered" and "Port Interrupt Input Pulse passed" respectively.	
V01.02	6 MAR 2002	6 MAR 2002		Table "Oscillator Characterisitcs" : removed "Oscillator start-up time from POR or STOP" row Table "5V I/O Characteristics" : Updated Partial Drive IOH = $+-2$ mA and Full Drive IOH = $-10$ mA Table "ATD Operating Characteristics": Distinguish I <sub>REF</sub> for 1 and 2 ATD blocks on Table "ATD Electrical Characteristics": Update C <sub>INS</sub> to 22 pF Table "Operating Conditions": Changed V <sub>DD</sub> and V <sub>DDPLL</sub> to 2.35 V (min) Removed Document number except from Cover Sheet Updated Table "Document References"	

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

# **Table of Contents**

Secti	ion 1 Introduction	
1.1	Overview	15
1.2	Features	15
1.3	Modes of Operation	17
1.4	Block Diagram	18
1.5	Device Memory Map	20
1.6	Part ID Assignments	
Secti	ion 2 Signal Description	
2.1	Device Pinout	25
2.2	Signal Properties Summary	27
2.3	Detailed Signal Descriptions	29
2.3.1	EXTAL, XTAL — Oscillator Pins	29
2.3.2	RESET — External Reset Pin	29
2.3.3	TEST — Test Pin	29
2.3.4	VREGEN — Voltage Regulator Enable Pin	30
2.3.5	XFC — PLL Loop Filter Pin	30
2.3.6	BKGD / TAGHI / MODC — Background Debug, Tag High, and Mode Pin	30
2.3.7	PAD15 / AN15 / ETRIG1 — Port AD Input Pin of ATD1	30
2.3.8	PAD[14:08] / AN[14:08] — Port AD Input Pins ATD1	30
2.3.9	PAD07 / AN07 / ETRIG0 — Port AD Input Pin of ATD0	30
2.3.10	PAD[06:00] / AN[06:00] — Port AD Input Pins of ATD0	31
2.3.11	PA[7:0] / ADDR[15:8] / DATA[15:8] — Port A I/O Pins	31
2.3.12	PB[7:0] / ADDR[7:0] / DATA[7:0] — Port B I/O Pins	31
2.3.13	B PE7 / NOACC / XCLKS — Port E I/O Pin 7	31
2.3.14	PE6 / MODB / IPIPE1 — Port E I/O Pin 6	33
2.3.15	5 PE5 / MODA / IPIPE0 — Port E I/O Pin 5	33
2.3.16	PE4 / ECLK — Port E I/O Pin 4	33
2.3.17	PE3 / LSTRB / TAGLO — Port E I/O Pin 3	33
2.3.18	B PE2 / R/W — Port E I/O Pin 2	33
2.3.19	PE1 / IRQ — Port E Input Pin 1	33
2.3.20	PE0 / XIRQ — Port E Input Pin 0	33

2.3.21

#### MC9S12DJ64 Device User Guide — V01.02

2.3.22	PH6 / KWH6 — Port H I/O Pin 6	34
2.3.23	PH5 / KWH5 — Port H I/O Pin 5	34
2.3.24	PH4 / KWH4 — Port H I/O Pin 2	34
2.3.25	PH3 / KWH3 — Port H I/O Pin 3	34
2.3.26	PH2 / KWH2 — Port H I/O Pin 2	34
2.3.27	PH1 / KWH1 — Port H I/O Pin 1	34
2.3.28	PH0 / KWH0 — Port H I/O Pin 0	34
2.3.29	PJ7 / KWJ7 / SCL / TXCAN0 — PORT J I/O Pin 7	34
2.3.30	PJ6 / KWJ6 / SDA / RXCAN0 — PORT J I/O Pin 6	35
2.3.31	PJ[1:0] / KWJ[1:0] — Port J I/O Pins [1:0]	35
2.3.32	PK7 / ECS / ROMONE — Port K I/O Pin 7	35
2.3.33	PK[5:0] / XADDR[19:14] — Port K I/O Pins [5:0]	35
2.3.34	PM7 — Port M I/O Pin 7	
2.3.35	PM6 — Port M I/O Pin 6	35
2.3.36	PM5 / TXCAN0 / SCK0 — Port M I/O Pin 5	35
2.3.37	PM4 / RXCAN0 / MOSI0 — Port M I/O Pin 4	35
2.3.38	PM3 / TXCAN0 / SS0 — Port M I/O Pin 3	36
2.3.39	PM2 / RXCAN0 / MISO0 — Port M I/O Pin 2	
2.3.40	PM1 / TXCAN0 / TXB — Port M I/O Pin 1	36
2.3.41	PM0 / RXCAN0 / RXB — Port M I/O Pin 0	
2.3.42	PP7 / KWP7 / PWM7 — Port P I/O Pin 7	36
2.3.43	PP6 / KWP6 / PWM6 — Port P I/O Pin 6	
2.3.44	PP5 / KWP5 / PWM5 — Port P I/O Pin 5	36
2.3.45	PP4 / KWP4 / PWM4 — Port P I/O Pin 4	
2.3.46	PP3 / KWP3 / PWM3 — Port P I/O Pin 3	
2.3.47	PP2 / KWP2 / PWM2 — Port P I/O Pin 2	
2.3.48	PP1 / KWP1 / PWM1 — Port P I/O Pin 1	
2.3.49	PP0 / KWP0 / PWM0 — Port P I/O Pin 0	
2.3.50	PS7 / SS0 — Port S I/O Pin 7	
2.3.51	PS6 / SCK0 — Port S I/O Pin 6	
2.3.52	PS5 / MOSI0 — Port S I/O Pin 5	
2.3.53	PS4 / MISO0 — Port S I/O Pin 4	
2.3.54	PS3 / TXD1 — Port S I/O Pin 3	
2.3.55	PS2 / RXD1 — Port S I/O Pin 2	
2.3.56	PS1 / TXD0 — Port S I/O Pin 1	38
2.3.57	PS0 / RXD0 — Port S I/O Pin 0	38

Secti	on 7 Clock and Reset Generator (CRG) Block Description
Secti	ion 6 HCS12 Core Block Description
5.3.2	Memory
5.3.1	I/O pins
5.3	Effects of Reset
5.2.1	Vector Table51
5.2	Vectors
5.1	Overview
Secti	ion 5 Resets and Interrupts
4.4	Low Power Modes
4.3.3	Unsecuring the Microcontroller
4.3.2	Operation of the Secured Microcontroller
4.3.1	Securing the Microcontroller
4.3	Security48
4.2.3	Test Operating Mode
4.2.2	Special Operating Modes47
4.2.1	Normal Operating Modes
4.2	Modes of Operation
4.1	Overview
Secti	ion 4 Modes of Operation
3.1	Overview
	ion 3 System Clock Description
2.4.7	VREGEN — On Chip Voltage Regulator Enable
2.4.5	VDDPLL, VSSPLL — Power Supply Pins for PLL
2.4.4	VDDA, VSSA — Power Supply Pins for ATD0/ATD1 and VREG
2.4.3	VDD1, VDD2, VSS1, VSS2 — Core Power Pins
38 2.4.3	
2.4.2	VDDR, VSSR — Power & Ground Pins for I/O Drivers & for Internal Voltage Regulator
2.4.1	VDDX, VSSX — Power & Ground Pins for I/O Drivers
2.3.58	B PT[7:0] / IOC[7:0] — Port T I/O Pins [7:0]
2.3.58	DT[7:0] / IOC[7:0] Dort T I/O Dinc [7:0]

7.1 Device-specific information	5
Section 8 Enhanced Capture Timer (ECT) Block Description	
Section 9 Analog to Digital Converter (ATD) Block Description	
Section 10 Inter-IC Bus (IIC) Block Description	
Section 11 Serial Communications Interface (SCI) Block Description	
Section 12 Serial Peripheral Interface (SPI) Block Description	
Section 13 J1850 (BDLC) Block Description	
Section 14 Pulse Width Modulator (PWM) Block Description	
Section 15 Flash EEPROM 64K Block Description	
Section 16 EEPROM 1K Block Description	
Section 17 RAM Block Description	
Section 18 MSCAN Block Description	
Section 19 Port Integration Module (PIM) Block Description	
Section 20 Voltage Regulator (VREG) Block Description	
Appendix A Electrical Characteristics	
A.1 General	1
A.1.1 Parameter Classification	1
A.1.2 Power Supply	1
A.1.3 Pins	2
A.1.4 Current Injection	
A.1.5 Absolute Maximum Ratings	
A.1.6 ESD Protection and Latch-up Immunity	
A.1.7 Operating Conditions	
A.1.8 Power Dissipation and Thermal Characteristics	5

I/O Characteristics	67
Supply Currents	68
ATD Characteristics	71
ATD Operating Characteristics	71
Factors influencing accuracy	71
ATD accuracy	73
NVM, Flash and EEPROM	75
NVM timing	75
NVM Reliability	77
Voltage Regulator	79
Reset, Oscillator and PLL	81
Startup	81
Oscillator	82
Phase Locked Loop	83
MSCAN	87
SPI	89
Master Mode	89
Slave Mode	91
External Bus Timing	93
General Muxed Bus Timing	93
endix B Package Information	
General	97
112-pin LQFP package	98
	ATD Characteristics ATD Operating Characteristics Factors influencing accuracy ATD accuracy.  NVM, Flash and EEPROM.  NVM timing.  NVM Reliability.  Voltage Regulator.  Reset, Oscillator and PLL.  Startup.  Oscillator  Phase Locked Loop.  MSCAN.  SPI.  Master Mode  Slave Mode  External Bus Timing  General Muxed Bus Timing

# **List of Figures**

Figure 1-1	MC9S12DJ64 Block Diagram	.19
Figure 1-2	MC9S12DJ64 Memory Map out of Reset	.22
Figure 2-1	Pin Assignments in 112-pin LQFP for MC9S12DJ64	.26
Figure 2-2	Pin Assignments in 80-pin QFP for MC9S12DJ64	.27
Figure 2-3	PLL Loop Filter Connections	.30
Figure 2-4	Colpitts Oscillator Connections (PE7=1)	.32
Figure 2-5	Pierce Oscillator Connections (PE7=0)	.32
Figure 2-6	External Clock Connections (PE7=0)	.32
Figure 3-1	Clock Connections	.41
Figure 20-1	Recommended PCB Layout 112 LQFP	.58
Figure 20-2	Recommended PCB Layout for 80QFP	.59
Figure A-1	ATD Accuracy Definitions	74
Figure A-2	Basic PLL functional diagram	83
Figure A-3	Jitter Definitions	85
Figure A-4	Maximum bus clock jitter approximation	85
Figure A-5	SPI Master Timing (CPHA = 0)	89
Figure A-6	SPI Master Timing (CPHA =1)	90
Figure A-7	SPI Slave Timing (CPHA = 0)	91
Figure A-8	SPI Slave Timing (CPHA =1)	91
Figure A-9	General External Bus Timing	94
Figure B-1	112-pin LQFP mechanical dimensions (case no. 987)	98
Figure B-2	80-pin QFP Mechanical Dimensions (case no. 841B)	99

# **List of Tables**

Table 0-2	Document References	.13
Table 0-1	Derivative Differences	.13
Table 1-1	Device Memory Map	.21
Table 1-2	Assigned Part ID Numbers	.23
Table 1-3	Memory size registers	.23
Table 2-1	Signal Properties	.28
Table 2-2	Clock Selection Based on PE7	.31
Table 2-3	MC9S12DJ64 Power and Ground Connection Summary	.39
Table 4-1	Mode Selection	.43
Table 5-1	Interrupt Vector Locations	.51
Table A-1	Absolute Maximum Ratings	.63
Table A-2	ESD and Latch-up Test Conditions	.64
Table A-3	ESD and Latch-Up Protection Characteristics	.64
Table A-4	Operating Conditions	.65
Table A-5	Thermal Package Characteristics	.67
Table A-6	5V I/O Characteristics	.68
Table A-7	Supply Current Characteristics	.69
Table A-8	ATD Operating Characteristics	.71
Table A-9	ATD Electrical Characteristics	.72
Table A-10	ATD Conversion Performance	.73
Table A-11	NVM Timing Characteristics	.76
Table A-12	NVM Reliability Characteristics	.77
Table A-13	Voltage Regulator Recommended Load Capacitances	.79
Table A-14	Startup Characteristics	.81
Table A-15	Oscillator Characteristics	.82
Table A-16	PLL Characteristics	.86
Table A-17	MSCAN Wake-up Pulse Characteristics	.87
Table A-18	SPI Master Mode Timing Characteristics	.90
Table A-19	SPI Slave Mode Timing Characteristics	.92
Table A-20	Expanded Bus Timing Characteristics	.95

# **Preface**

The Device User Guide provides information about the MC9S12DJ64 device made up of standard HCS12 blocks and the HCS12 processor core.

**Table 0-1** shows the availability of peripheral modules on the various derivatives. For details about the compatibility within the MC9S12D-Family refer also to engineering bulletin EB386.

Generic device 9S12DJ64 9S12D64 Base Part Number J1850/BDLC 1 0 112 LQFP & 80 QFP 112 LQFP & 80 QFP Package Mask set 0L86D 0L86D **Temp Options** M, V, C M, V, C PV PV Package Code

**Table 0-1 Derivative Differences** 

This document is part of the customer documentation. A complete set of device manuals also includes the HCS12 Core User Guide and all the individual Block User Guides of the implemented modules. In a effort to reduce redundancy all module specific information is located only in the respective Block User Guide. If applicable, special implementation details of the module are given in the block description sections of this document.

See **Table 0-2** for names and versions of the referenced documents throughout the Device User Guide.

**User Guide** Version **Document Order Number** HCS12 V1.5 Core User Guide HCS12COREUG 1.2 CRG Block User Guide V04 S12CRGV4/D ECT 16B8C Block User Guide V01 S12ECT16B8CV1/D ATD\_10B8C Block User Guide V02 S12ATD10B8CV2/D V02 IIC Block User Guide S12IICV2/D SCI Block User Guide v02 S12SCIV2/D SPI Block User Guide V02 S12SPIV2/D V01 PWM 8B8C Block User Guide S12PWM8B8CV1/D FTS64K Block User Guide V01 S12FTS64KV1/D V01 EETS1K Block User Guide S12EETS1KV1/D V01 **BDLC Block User Guide** S12BDLCV1/D V02 MSCAN Block User Guide S12MSCANV2/D VREG Block User Guide V01 S12VREGV1/D PIM 9DJ64 Block User Guide V01 S12PIM9DJ64V1/D

**Table 0-2 Document References** 

# **Section 1 Introduction**

#### 1.1 Overview

The MC9S12DJ64 microcontroller unit (MCU) is a 16-bit device composed of standard on-chip peripherals including a 16-bit central processing unit (HCS12 CPU), 64K bytes of Flash EEPROM, 4K bytes of RAM, 1K bytes of EEPROM, two asynchronous serial communications interfaces (SCI), one serial peripheral interfaces (SPI), an 8-channel IC/OC enhanced capture timer, two 8-channel, 10-bit analog-to-digital converters (ADC), an 8-channel pulse-width modulator (PWM), a digital Byte Data Link Controller (BDLC), 29 discrete digital I/O channels (Port A, Port B, Port K and Port E), 20 discrete digital I/O lines with interrupt and wakeup capability, a CAN 2.0 A, B software compatible modules (MSCAN12), and an Inter-IC Bus. The MC9S12DJ64 has full 16-bit data paths throughout. However, the external bus can operate in an 8-bit narrow mode so single 8-bit wide memory can be interfaced for lower cost systems. The inclusion of a PLL circuit allows power consumption and performance to be adjusted to suit operational requirements.

#### 1.2 Features

- HCS12 Core
  - 16-bit HCS12 CPU
    - i. Upward compatible with M68HC11 instruction set
    - ii. Interrupt stacking and programmer's model identical to M68HC11
    - iii. Instruction queue
    - iv. Enhanced indexed addressing
  - MEBI (Multiplexed External Bus Interface)
  - MMC (Module Mapping Control)
  - INT (Interrupt control)
  - BKP (Breakpoints)
  - BDM (Background Debug Mode)
- CRG (low current Colpitts or Pierce oscillator, PLL, reset, clocks, COP watchdog, real time interrupt, clock monitor)
- 8-bit and 4-bit ports with interrupt functionality
  - Digital filtering
  - Programmable rising or falling edge trigger
- Memory
  - 64K Flash EEPROM
  - 1K byte EEPROM

#### MC9S12DJ64 Device User Guide — V01.02

- 4K byte RAM
- Two 8-channel Analog-to-Digital Converters
  - 10-bit resolution
  - External conversion trigger capability
- 1M bit per second, CAN 2.0 A, B software compatible module
  - Five receive and three transmit buffers
  - Flexible identifier filter programmable as 2 x 32 bit, 4 x 16 bit or 8 x 8 bit
  - Four separate interrupt channels for Rx, Tx, error and wake-up
  - Low-pass filter wake-up function
  - Loop-back for self test operation
- Enhanced Capture Timer
  - 16-bit main counter with 7-bit prescaler
  - 8 programmable input capture or output compare channels
  - Two 8-bit or one 16-bit pulse accumulators
- 8 PWM channels
  - Programmable period and duty cycle
  - 8-bit 8-channel or 16-bit 4-channel
  - Separate control for each pulse width and duty cycle
  - Center-aligned or left-aligned outputs
  - Programmable clock select logic with a wide range of frequencies
  - Fast emergency shutdown input
  - Usable as interrupt inputs
- Serial interfaces
  - Two asynchronous Serial Communications Interfaces (SCI)
  - Synchronous Serial Peripheral Interface (SPI)
- Byte Data Link Controller (BDLC)
  - SAE J1850 Class B Data Communications Network Interface Compatible and ISO Compatible for Low-Speed (<125 Kbps) Serial Data Communications in Automotive Applications</li>
- Inter-IC Bus (IIC)
  - Compatible with I2C Bus standard
  - Multi-master operation
  - Software programmable for one of 256 different serial clock frequencies
- 112-Pin LQFP or 80 QFP package

- I/O lines with 5V input and drive capability
- 5V A/D converter inputs
- Operation at 50MHz equivalent to 25MHz Bus Speed
- Development support
- Single-wire background debug<sup>TM</sup> mode (BDM)
- On-chip hardware breakpoints

# 1.3 Modes of Operation

#### User modes

- Normal and Emulation Operating Modes
  - Normal Single-Chip Mode
  - Normal Expanded Wide Mode
  - Normal Expanded Narrow Mode
  - Emulation Expanded Wide Mode
  - Emulation Expanded Narrow Mode
- Special Operating Modes
  - Special Single-Chip Mode with active Background Debug Mode
  - Special Test Mode (Motorola use only)
  - Special Peripheral Mode (Motorola use only)

#### Low power modes

- Stop Mode
- Pseudo Stop Mode
- · Wait Mode

# 1.4 Block Diagram

**Figure 1-1** shows a block diagram of the MC9S12DJ64 device.




Figure 1-1 MC9S12DJ64 Block Diagram

# 1.5 Device Memory Map

**Table 1-1** and **Figure 1-2** show the device memory map of the MC9S12DJ64 after reset. The 1K EEPROM is mapped twice in a 2K address space. Note that after reset the bottom 1k of the EEPROM (\$0000 - \$03FF) are hidden by the register space, and the 1K \$0400 - \$07FF is hidden by the RAM. A 16K

Flash EEPROM space can be addressed from \$0000 - \$3FFF. After reset 4K (\$0000 - \$0FFF) are hidden by registers and RAM.

**Table 1-1 Device Memory Map** 

Address	Module		
\$0000 - \$0017	CORE (Ports A, B, E, Modes, Inits, Test)	24	
\$0018 - \$0019	Reserved	2	
\$001A - \$001B	Device ID register (PARTID)	2	
\$001C - \$001F	CORE (MEMSIZ, IRQ, HPRIO)	4	
\$0020 - \$0027	Reserved	8	
\$0028 - \$002F	CORE (Background Debug Mode)	8	
\$0030 - \$0033	CORE (PPAGE, Port K)	4	
\$0034 - \$003F	Clock and Reset Generator (PLL, RTI, COP)	12	
\$0040 - \$007F	Enhanced Capture Timer 16-bit 8 channels	64	
\$0080 - \$009F	Analog to Digital Converter 10-bit 8 channels (ATD0)	32	
\$00A0 - \$00C7	Pulse Width Modulator 8-bit 8 channels (PWM)	40	
\$00C8 - \$00CF	Serial Communications Interface 0 (SCI0)	8	
\$00D0 - \$00D7	Serial Communications Interface 0 (SCI1)	8	
\$00D8 - \$00DF	Serial Peripheral Interface (SPI0)	8	
\$00E0 - \$00E7	Inter IC Bus	8	
\$00E8 - \$00EF	Byte Data Link Controller (BDLC)		
\$00F0 - \$00FF	Reserved	16	
\$0100- \$010F	Flash Control Register	16	
\$0110 - \$011B	EEPROM Control Register	12	
\$011C - \$011F	Reserved	4	
\$0120 - \$013F	Analog to Digital Converter 10-bit 8 channels (ATD1)	32	
\$0140 - \$017F	Motorola Scalable Can (CAN0)	64	
\$0180 - \$023F	Reserved	192	
\$0240 - \$027F	Port Integration Module (PIM)	64	
\$0280 - \$03FF	Reserved	384	
\$0000 - \$07FF	EEPROM array 1k Array mapped twice in the address space	2048	
\$0000 - \$0FFF	RAM array	4096	
\$0000 - \$3FFF	Fixed Flash EEPROM Array	16384	
\$4000 - \$7FFF	Fixed Flash EEPROM array incl. 0.5K, 1K, 2K or 4K Protected Sector at start	16384	
\$8000 - \$BFFF	Flash EEPROM Page Window	16384	
\$C000 - \$FFFF	Fixed Flash EEPROM array		




Figure 1-2 MC9S12DJ64 Memory Map out of Reset

# 1.6 Part ID Assignments

The part ID is located in two 8-bit registers PARTIDH and PARTIDL (addresses \$001A and \$001B after reset). The read-only value is a unique part ID for each revision of the chip. **Table 1-2** shows the assigned part ID number.

**Table 1-2 Assigned Part ID Numbers** 

Device	Mask Set Number	Part ID <sup>1</sup>
MC9S12DJ64	0L86D	\$0200

#### NOTES:

1. The coding is as follows:

Bit 15-12: Major family identifier

Bit 11-8: Minor family identifier

Bit 7-4: Major mask set revision number including FAB transfers

Bit 3-0: Minor - non full - mask set revision

The device memory sizes are located in two 8-bit registers MEMSIZ0 and MEMSIZ1 (addresses \$001C and \$001D after reset). **Table 1-3** shows the read-only values of these registers. Refer to section Module Mapping and Control (MMC) of HCS12 Core User Guide for further details.

**Table 1-3 Memory size registers** 


Register name	Value
MEMSIZ0	\$11
MEMSIZ1	\$C0

# **Section 2 Signal Description**

This section describes signals that connect off-chip. It includes a pinout diagram, a table of signal properties, and detailed discussion of signals. It is built from the signal description sections of the Block User Guides of the individual IP blocks on the device.

# 2.1 Device Pinout

The MC9S12DJ64 is available in a 112-pin low profile quad flat pack (LQFP) and in a 80-pin quad flat pack (QFP). Most pins perform two or more functions, as described in the Signal Descriptions. **Figure 2-1** and **Figure 2-2** show the pin assignments.



Signals shown in **Bold** are not available on the 80 Pin Package

Figure 2-1 Pin Assignments in 112-pin LQFP for MC9S12DJ64




Figure 2-2 Pin Assignments in 80-pin QFP for MC9S12DJ64

# 2.2 Signal Properties Summary

**Table 2-1** summarizes the pin functionality. Signals shown in **bold** are not available in the 80 pin package.

**Table 2-1 Signal Properties** 

Pin Name Function 1	Pin Name Function 2	Pin Name Function 3	Pin Name Function 4	Description
EXTAL	_	_	_	- Oscillator Pins
XTAL	_	_	_	Oscillator Piris
RESET	_	_	_	External Reset
TEST	_	_	_	Test Input
VREGEN	_	_	_	Voltage Regulator Enable Input
XFC	_	_	_	PLL Loop Filter
BKGD	TAGHI	MODC	_	Background Debug, Tag High, Mode Input
PAD15	AN15	ETRIG1	_	Port AD Input, Analog Input AN7 of ATD1, External Trigger Input of ATD1
PAD[14:08]	AN[14:08]	_	_	Port AD Inputs, Analog Inputs AN[6:0] of ATD1
PAD07	AN07	ETRIG0	_	Port AD Input, Analog Input AN7 of ATD0, External Trigger Input of ATD0
PAD[06:00]	AN[06:00]	_	_	Port AD Inputs, Analog Inputs AN[6:0] of ATD0
PA[7:0]	ADDR[15:8]/ DATA[15:8]	_	_	Port A I/O, Multiplexed Address/Data
PB[7:0]	ADDR[7:0]/ DATA[7:0]	_	_	Port B I/O, Multiplexed Address/Data
PE7	NOACC	XCLKS	_	Port E I/O, Access, Clock Select
PE6	IPIPE1	MODB	_	Port E I/O, Pipe Status, Mode Input
PE5	IPIPE0	MODA	_	Port E I/O, Pipe Status, Mode Input
PE4	ECLK	_	_	Port E I/O, Bus Clock Output
PE3	LSTRB	TAGLO	_	Port E I/O, Byte Strobe, Tag Low
PE2	R/W	_	_	Port E I/O, R/W in expanded modes
PE1	ĪRQ	<u> </u>	_	Port E Input, Maskable Interrupt
PE0	XIRQ	_	_	Port E Input, Non Maskable Interrupt
PH7	KWH7	_	_	Port H I/O, Interrupt
PH6	KWH6	_	_	Port H I/O, Interrupt
PH5	KWH5	_	_	Port H I/O, Interrupt
PH4	KWH4	_	_	Port H I/O, Interrupt
PH3	KWH3	_	_	Port H I/O, Interrupt
PH2	KWH2	_	_	Port H I/O, Interrupt
PH1	KWH1	_	_	Port H I/O, Interrupt
PH0	KWH0		_	Port H I/O, Interrupt
PJ7	KWJ7	SCL	TXCAN0	Port J I/O, Interrupt, SCL of IIC, TX of CAN0
PJ6	KWJ6	SDA	RXCAN0	Port J I/O, Interrupt, SDA of IIC, RX of CAN0
PJ[1:0]	KWJ[1:0]		_	Port J I/O, Interrupts
PK7	ECS	ROMONE	_	Port K I/O, Emulation Chip Select, ROM On Enable
PK[5:0]	XADDR[19:14]		_	Port K I/O, Extended Addresses
PM7	_	<del>_</del>		Port M I/O
PM6	_	_	_	Port M I/O
PM5	TXCAN0	SCK	_	Port M I/O, TX of CAN0, SCK of SPI0

Pin Name Function 1	Pin Name Function 2	Pin Name Function 3	Pin Name Function 4	Description
PM4	RXCAN0	MOSI	_	Port M I/O, RX of CANO, MOSI of SPI0
PM3	TXCAN0	SS0	_	Port M I/O, TX of CANO, SS of SPI0
PM2	RXCAN0	MISO0	_	Port M I/O, RX of CANO, MISO of SPI0
PM1	TXCAN0	TXB	_	Port M I/O, TX of CAN0, RX of BDLC
PM0	RXCAN0	RXB	_	Port M I/O, RX of CANO, RX of BDLC
PP7	KWP7	PWM7	_	Port P I/O, Interrupt, Channel 7 of PWM
PP6	KWP6	PWM6	_	Port P I/O, Interrupt, Channel 6 of PWM
PP5	KWP5	PWM5	_	Port P I/O, Interrupt, Channel 5 of PWM
PP4	KWP4	PWM4	_	Port P I/O, Interrupt, Channel 4 of PWM
PP3	KWP3	PWM3	_	Port P I/O, Interrupt, Channel 3 of PWM
PP2	KWP2	PWM2	_	Port P I/O, Interrupt, Channel 2 of PWM
PP1	KWP1	PWM1	_	Port P I/O, Interrupt, Channel 1 of PWM
PP0	KWP0	PWM0	_	Port P I/O, Interrupt, Channel 0 of PWM
PS7	SS0	_	_	Port S I/O, SS of SPI0
PS6	SCK0	_	_	Port S I/O, SCK of SPI0
PS5	MOSI0	_	_	Port S I/O, MOSI of SPI0
PS4	MISO0	_	_	Port S I/O, MISO of SPI0
PS3	TXD1	_	_	Port S I/O, TXD of SCI1
PS2	RXD1	_	_	Port S I/O, RXD of SCI1
PS1	TXD0	_	_	Port S I/O, TXD of SCI0
PS0	RXD0	_	_	Port S I/O, RXD of SCI0
PT[7:0]	IOC[7:0]	_	_	Port T I/O, Timer channels

# 2.3 Detailed Signal Descriptions

# 2.3.1 EXTAL, XTAL — Oscillator Pins

EXTAL and XTAL are the crystal driver and external clock pins. On reset all the device clocks are derived from the EXTAL input frequency. XTAL is the crystal output.

#### 2.3.2 RESET — External Reset Pin

An active low bidirectional control signal, it acts as an input to initialize the MCU to a known start-up state, and an output when an internal MCU function causes a reset.

#### 2.3.3 TEST — Test Pin

This input only pin is reserved for test.

**NOTE:** The TEST pin must be tied to VSS in all applications.

#### 2.3.4 VREGEN — Voltage Regulator Enable Pin

This input only pin enables or disables the on-chip voltage regulator.

# 2.3.5 XFC — PLL Loop Filter Pin

PLL loop filter. Please ask your Motorola representative for the interactive application note to compute PLL loop filter elements. Any current leakage on this pin must be avoided.




Figure 2-3 PLL Loop Filter Connections

# 2.3.6 BKGD / TAGHI / MODC — Background Debug, Tag High, and Mode Pin

The BKGD/TAGHI/MODC pin is used as a pseudo-open-drain pin for the background debug communication. In MCU expanded modes of operation when instruction tagging is on, an input low on this pin during the falling edge of E-clock tags the high half of the instruction word being read into the instruction queue. It is used as a MCU operating mode select pin during reset. The state of this pin is latched to the MODC bit at the rising edge of RESET.

# 2.3.7 PAD15 / AN15 / ETRIG1 — Port AD Input Pin of ATD1

PAD15 is a general purpose input pin and analog input AN7 of the analog to digital converter ATD1. It can act as an external trigger input for the ATD1.

# 2.3.8 PAD[14:08] / AN[14:08] — Port AD Input Pins ATD1

PAD14 - PAD08 are general purpose input pins and analog inputs AN[6:0] of the analog to digital converter ATD1.

# 2.3.9 PAD07 / AN07 / ETRIG0 — Port AD Input Pin of ATD0

PAD07 is a general purpose input pin and analog input AN0 of the analog to digital converter ATD0. It can act as an external trigger input for the ATD0.

(M) MOTOROLA

## 2.3.10 PAD[06:00] / AN[06:00] — Port AD Input Pins of ATD0

PAD06 - PAD00 are general purpose input pins and analog inputs AN[6:0] of the analog to digital converter ATD0.

# 2.3.11 PA[7:0] / ADDR[15:8] / DATA[15:8] — Port A I/O Pins

PA7-PA0 are general purpose input or output pins. In MCU expanded modes of operation, these pins are used for the multiplexed external address and data bus.

## 2.3.12 PB[7:0] / ADDR[7:0] / DATA[7:0] — Port B I/O Pins

PB7-PB0 are general purpose input or output pins. In MCU expanded modes of operation, these pins are used for the multiplexed external address and data bus.


## 2.3.13 PE7 / NOACC / XCLKS — Port E I/O Pin 7

PE7 is a general purpose input or output pin. During MCU expanded modes of operation, the NOACC signal, when enabled, is used to indicate that the current bus cycle is an unused or "free" cycle. This signal will assert when the CPU is not using the bus.

The XCLKS is an input signal which controls whether a crystal in combination with the internal Colpitts (low power) oscillator is used or whether Pierce oscillator/external clock circuitry is used. The state of this pin is latched at the rising edge of RESET. If the input is a logic low the EXTAL pin is configured for an external clock drive or a Pierce Oscillator. If input is a logic high a Colpitts oscillator circuit is configured on EXTAL and XTAL. Since this pin is an input with a pull-up device during reset, if the pin is left floating, the default configuration is a Colpitts oscillator circuit on EXTAL and XTAL.


Table 2-2 Clock Selection Based on PE7

PE7	Description		
1	Colpitts Oscillator selected		
0	Pierce Oscillator or external clock selected		



- \* Due to the nature of a translated ground Colpitts oscillator a DC voltage bias is applied to the crystal
- .Please contact the crystal manufacturer for crystal DC bias conditions and recommended capacitor value C<sub>DC</sub>.

Figure 2-4 Colpitts Oscillator Connections (PE7=1)



<sup>\*</sup> Rs can be zero (shorted) when use with higher frequency crystals. Refer to manufacturer's data.

Figure 2-5 Pierce Oscillator Connections (PE7=0)




Figure 2-6 External Clock Connections (PE7=0)

#### 2.3.14 PE6 / MODB / IPIPE1 — Port E I/O Pin 6

PE6 is a general purpose input or output pin. It is used as a MCU operating mode select pin during reset. The state of this pin is latched to the MODB bit at the rising edge of  $\overline{RESET}$ . This pin is shared with the instruction queue tracking signal IPIPE1. This pin is an input with a pull-down device which is only active when  $\overline{RESET}$  is low.

#### 2.3.15 PE5 / MODA / IPIPE0 — Port E I/O Pin 5

PE5 is a general purpose input or output pin. It is used as a MCU operating mode select pin during reset. The state of this pin is latched to the MODA bit at the rising edge of RESET. This pin is shared with the instruction queue tracking signal IPIPE0. This pin is an input with a pull-down device which is only active when RESET is low.

#### 2.3.16 PE4 / ECLK — Port E I/O Pin 4

PE4 is a general purpose input or output pin. It can be configured to drive the internal bus clock ECLK. ECLK can be used as a timing reference.

#### 2.3.17 PE3 / LSTRB / TAGLO — Port E I/O Pin 3

PE3 is a general purpose input or output pin. In MCU expanded modes of operation,  $\overline{LSTRB}$  can be used for the low-byte strobe function to indicate the type of bus access and when instruction tagging is on,  $\overline{TAGLO}$  is used to tag the low half of the instruction word being read into the instruction queue.

## 2.3.18 PE2 / R/W — Port E I/O Pin 2

PE2 is a general purpose input or output pin. In MCU expanded modes of operations, this pin drives the read/write output signal for the external bus. It indicates the direction of data on the external bus.

# 2.3.19 PE1 / IRQ — Port E Input Pin 1

PE1 is a general purpose input pin and the maskable interrupt request input that provides a means of applying asynchronous interrupt requests. This will wake up the MCU from STOP or WAIT mode.

# 2.3.20 PE0 / XIRQ — Port E Input Pin 0

PE0 is a general purpose input pin and the non-maskable interrupt request input that provides a means of applying asynchronous interrupt requests. This will wake up the MCU from STOP or WAIT mode.

#### 2.3.21 PH7 / KWH7 — Port H I/O Pin 7

PH7 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

#### 2.3.22 PH6 / KWH6 — Port H I/O Pin 6

PH6 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

#### 2.3.23 PH5 / KWH5 — Port H I/O Pin 5

PH5 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

#### 2.3.24 PH4 / KWH4 — Port H I/O Pin 2

PH4 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

#### 2.3.25 PH3 / KWH3 — Port H I/O Pin 3

PH3 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

#### 2.3.26 PH2 / KWH2 — Port H I/O Pin 2

PH2 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

#### 2.3.27 PH1 / KWH1 — Port H I/O Pin 1

PH1 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

#### 2.3.28 PH0 / KWH0 — Port H I/O Pin 0

PH0 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

#### 2.3.29 PJ7 / KWJ7 / SCL / TXCAN0 — PORT J I/O Pin 7

PJ7 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as the serial clock pin SCL of the IIC module. It can be configured as the transmit pin TXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0).

(M) MOTOROLA

#### 2.3.30 PJ6 / KWJ6 / SDA / RXCAN0 — PORT J I/O Pin 6

PJ6 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as the serial data pin SDA of the IIC module. It can be configured as the receive pin RXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0).

## 2.3.31 PJ[1:0] / KWJ[1:0] — Port J I/O Pins [1:0]

PJ1 and PJ0 are general purpose input or output pins. They can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode.

#### 2.3.32 PK7 / ECS / ROMONE — Port K I/O Pin 7

PK7 is a general purpose input or output pin. During MCU expanded modes of operation, this pin is used as the emulation chip select output ( $\overline{ECS}$ ). During MCU normal expanded modes of operation, this pin is used to enable the Flash EEPROM memory in the memory map (ROMONE). At the rising edge of  $\overline{RESET}$ , the state of this pin is latched to the ROMON bit.

## 2.3.33 PK[5:0] / XADDR[19:14] — Port K I/O Pins [5:0]

PK5-PK0 are general purpose input or output pins. In MCU expanded modes of operation, these pins provide the expanded address XADDR[19:14] for the external bus.

#### 2.3.34 PM7 — Port M I/O Pin 7

PM7 is a general purpose input or output pin.

#### 2.3.35 PM6 — Port M I/O Pin 6

PM6 is a general purpose input or output pin.

#### 2.3.36 PM5 / TXCAN0 / SCK0 — Port M I/O Pin 5

PM5 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0). It can be configured as the serial clock pin SCK of the Serial Peripheral Interface 0 (SPI0).

#### 2.3.37 PM4 / RXCAN0 / MOSI0 — Port M I/O Pin 4

PM4 is a general purpose input or output pin. It can be configured as the receive pin RXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0). It can be configured as the master output (during master mode) or slave input pin (during slave mode) MOSI for the Serial Peripheral Interface 0 (SPI0).

## 2.3.38 PM3 / TXCAN0 / SS0 — Port M I/O Pin 3

PM3 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0). It can be configured as the slave select pin  $\overline{SS}$  of the Serial Peripheral Interface 0 (SPI0).

#### 2.3.39 PM2 / RXCAN0 / MISO0 — Port M I/O Pin 2

PM2 is a general purpose input or output pin. It can be configured as the receive pin RXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0). It can be configured as the master input (during master mode) or slave output pin (during slave mode) MISO for the Serial Peripheral Interface 0 (SPI0).

#### 2.3.40 PM1 / TXCAN0 / TXB — Port M I/O Pin 1

PM1 is a general purpose input or output pin. It can be configured as the transmit pin TXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0). It can be configured as the transmit pin TXB of the BDLC.

#### 2.3.41 PM0 / RXCAN0 / RXB — Port M I/O Pin 0

PM0 is a general purpose input or output pin. It can be configured as the receive pin RXCAN of the Motorola Scalable Controller Area Network controller 0 (CAN0). It can be configured as the receive pin RXB of the BDLC.

#### 2.3.42 PP7 / KWP7 / PWM7 — Port P I/O Pin 7

PP7 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 7 output.

#### 2.3.43 PP6 / KWP6 / PWM6 — Port P I/O Pin 6

PP6 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 6 output.

#### 2.3.44 PP5 / KWP5 / PWM5 — Port P I/O Pin 5

PP5 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 5 output.

#### 2.3.45 PP4 / KWP4 / PWM4 — Port P I/O Pin 4

PP4 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 4 output.

(M) MOTOROLA

### 2.3.46 PP3 / KWP3 / PWM3 — Port P I/O Pin 3

PP3 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 3 output.

### 2.3.47 PP2 / KWP2 / PWM2 — Port P I/O Pin 2

PP2 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 2 output.

### 2.3.48 PP1 / KWP1 / PWM1 — Port P I/O Pin 1

PP1 is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 1 output.

### 2.3.49 PP0 / KWP0 / PWM0 — Port P I/O Pin 0

PPO is a general purpose input or output pin. It can be configured to generate an interrupt causing the MCU to exit STOP or WAIT mode. It can be configured as Pulse Width Modulator (PWM) channel 0 output.

### 2.3.50 PS7 / SS0 — Port S I/O Pin 7

PS6 is a general purpose input or output pin. It can be configured as the slave select pin  $\overline{SS}$  of the Serial Peripheral Interface 0 (SPI0).

### 2.3.51 PS6 / SCK0 — Port S I/O Pin 6

PS6 is a general purpose input or output pin. It can be configured as the serial clock pin SCK of the Serial Peripheral Interface 0 (SPI0).

### 2.3.52 PS5 / MOSI0 — Port S I/O Pin 5

PS5 is a general purpose input or output pin. It can be configured as master output (during master mode) or slave input pin (during slave mode) MOSI of the Serial Peripheral Interface 0 (SPI0).

### 2.3.53 PS4 / MISO0 — Port S I/O Pin 4

PS4 is a general purpose input or output pin. It can be configured as master input (during master mode) or slave output pin (during slave mode) MOSI of the Serial Peripheral Interface 0 (SPI0).

## 2.3.54 PS3 / TXD1 — Port S I/O Pin 3

PS3 is a general purpose input or output pin. It can be configured as the transmit pin TXD of Serial Communication Interface 1 (SCI1).

### 2.3.55 PS2 / RXD1 — Port S I/O Pin 2

PS2 is a general purpose input or output pin. It can be configured as the receive pin RXD of Serial Communication Interface 1 (SCI1).

### 2.3.56 PS1 / TXD0 — Port S I/O Pin 1

PS1 is a general purpose input or output pin. It can be configured as the transmit pin TXD of Serial Communication Interface 0 (SCI0).

### 2.3.57 PS0 / RXD0 — Port S I/O Pin 0

PS0 is a general purpose input or output pin. It can be configured as the receive pin RXD of Serial Communication Interface 0 (SCI0).

# 2.3.58 PT[7:0] / IOC[7:0] — Port T I/O Pins [7:0]

PT7-PT0 are general purpose input or output pins. They can be configured as input capture or output compare pins IOC7-IOC0 of the Enhanced Capture Timer (ECT).

# 2.4 Power Supply Pins

MC9S12DJ64 power and ground pins are described below.

**NOTE:** All VSS pins must be connected together in the application.

# 2.4.1 VDDX, VSSX — Power & Ground Pins for I/O Drivers

External power and ground for I/O drivers. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are loaded.

VDDX and VSSX are the supplies for Ports J, K, M, P, T and S.

# 2.4.2 VDDR, VSSR — Power & Ground Pins for I/O Drivers & for Internal Voltage Regulator

External power and ground for I/O drivers and input to the internal voltage regulator. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. Bypass requirements depend on how heavily the MCU pins are loaded.

VDDR and VSSR are the supplies for Ports A, B, E and H.

### 2.4.3 VDD1, VDD2, VSS1, VSS2 — Core Power Pins

Power is supplied to the MCU through VDD and VSS. Because fast signal transitions place high, short-duration current demands on the power supply, use bypass capacitors with high-frequency characteristics and place them as close to the MCU as possible. This 2.5V supply is derived from the internal voltage regulator. There is no static load on those pins allowed. The internal voltage regulator is turned off, if VREGEN is tied to ground.

**NOTE:** No load allowed except for bypass capacitors.

## 2.4.4 VDDA, VSSA — Power Supply Pins for ATD0/ATD1 and VREG

VDDA, VSSA are the power supply and ground input pins for the voltage regulator and the two analog to digital converters. It also provides the reference for the internal voltage regulator. This allows the supply voltage to ATD0/ATD1 and the reference voltage to be bypassed independently.

# 2.4.5 VRH, VRL — ATD Reference Voltage Input Pins

VRH and VRL are the reference voltage input pins for the analog to digital converter.

## 2.4.6 VDDPLL, VSSPLL — Power Supply Pins for PLL

Provides operating voltage and ground for the Oscillator and the Phased-Locked Loop. This allows the supply voltage to the Oscillator and PLL to be bypassed independently. This 2.5V voltage is generated by the internal voltage regulator.

**NOTE:** No load allowed except for bypass capacitors.

Table 2-3 MC9S12DJ64 Power and Ground Connection Summary

Mnemonic	Pin Number	Nominal	Description			
Willemonic	112-pin QFP	Voltage	Description			
V <sub>DD1, 2</sub>	13, 65	2.5 V	Internal power and ground generated by internal regulator			
V <sub>SS1, 2</sub>	14, 66	0V	internal power and ground generated by internal regulator			
$V_{DDR}$	41	5.0 V	External power and ground, supply to pin drivers and internal			
$V_{SSR}$	40	0 V	voltage regulator.			
$V_{DDX}$	107	5.0 V	External power and ground, supply to pin drivers.			
V <sub>SSX</sub>	106	0 V	External power and ground, supply to pill univers.			
$V_{DDA}$	83	5.0 V	Operating voltage and ground for the analog-to-digital			
V <sub>SSA</sub>	86	0 V	converters and the reference for the internal voltage regulator, allows the supply voltage to the A/D to be bypassed independently.			
V <sub>RL</sub>	85	0 V	Reference voltages for the analog-to-digital converter.			
V <sub>RH</sub>	84	5.0 V	Therefore voltages for the analog-to-digital conventer.			

Mnemonic	Pin Number	Nominal	Description
112-pin QFP Voltage		Description	
V <sub>DDPLL</sub>	43	2.5 V	Provides operating voltage and ground for the Phased-Locked
V <sub>SSPLL</sub>	45	0 V	Loop. This allows the supply voltage to the PLL to be bypassed independently. Internal power and ground generated by internal regulator.
VREGEN	97	5V	Internal Voltage Regulator enable/disable

# 2.4.7 VREGEN — On Chip Voltage Regulator Enable


Enables the internal 5V to 2.5V voltage regulator. If this pin is tied low, VDD1,2 and VDDPLL must be supplied externally.

# **Section 3 System Clock Description**

## 3.1 Overview

The Clock and Reset Generator provides the internal clock signals for the core and all peripheral modules. **Figure 3-1** shows the clock connections from the CRG to all modules.

Consult the CRG Block User Guide for details on clock generation.



**Figure 3-1 Clock Connections** 

# **Section 4 Modes of Operation**

### 4.1 Overview

Eight possible modes determine the operating configuration of the MC9S12DJ64. Each mode has an associated default memory map and external bus configuration.

Three low power modes exist for the device.

# 4.2 Modes of Operation

The operating mode out of reset is determined by the states of the MODC, MODB, and MODA pins during reset (**Table 4-1**). The MODC, MODB, and MODA bits in the MODE register show the current operating mode and provide limited mode switching during operation. The states of the MODC, MODB, and MODA pins are latched into these bits on the rising edge of the reset signal.

MODC	MODB	MODA	Mode Description
0	0	0	Special Single Chip, BDM allowed and ACTIVE. BDM is allowed in all other modes but a serial command is required to make BDM active.
0	0	1	Emulation Expanded Narrow, BDM allowed
0	1	0	Special Test (Expanded Wide), BDM allowed
0	1	1	Emulation Expanded Wide, BDM allowed
1	0	0	Normal Single Chip, BDM allowed
1	0	1	Normal Expanded Narrow, BDM allowed
1	1	0	Peripheral; BDM allowed but bus operations would cause bus conflicts (must not be used)
1	1	1	Normal Expanded Wide, BDM allowed

**Table 4-1 Mode Selection** 

There are two basic types of operating modes:

- 1. Normal modes: Some registers and bits are protected against accidental changes.
- 2. <u>Special</u> modes: Allow greater access to protected control registers and bits for special purposes such as testing.

A system development and debug feature, background debug mode (BDM), is available in all modes. In special single-chip mode, BDM is active immediately after reset.

Some aspects of Port E are not mode dependent. Bit 1 of Port E is a general purpose input or the  $\overline{IRQ}$  interrupt input.  $\overline{IRQ}$  can be enabled by bits in the CPU's condition codes register but it is inhibited at reset so this pin is initially configured as a simple input with a pull-up. Bit 0 of Port E is a general purpose input or the  $\overline{XIRQ}$  interrupt input.  $\overline{XIRQ}$  can be enabled by bits in the CPU's condition codes register but it is inhibited at reset so this pin is initially configured as a simple input with a pull-up. The ESTR bit in the EBICTL register is set to one by reset in any user mode. This assures that the reset vector can be fetched

even if it is located in an external slow memory device. The PE6/MODB/IPIPE1 and PE5/MODA/IPIPE0 pins act as high-impedance mode select inputs during reset.

The following paragraphs discuss the default bus setup and describe which aspects of the bus can be changed after reset on a per mode basis.

## 4.2.1 Normal Operating Modes

These modes provide three operating configurations. Background debug is available in all three modes, but must first be enabled for some operations by means of a BDM background command, then activated.

### 4.2.1.1 Normal Single-Chip Mode

There is no external expansion bus in this mode. All pins of Ports A, B and E are configured as general purpose I/O pins Port E bits 1 and 0 are available as general purpose input only pins with internal pull-ups enabled. All other pins of Port E are bidirectional I/O pins that are initially configured as high-impedance inputs with internal pull-ups enabled. Ports A and B are configured as high-impedance inputs with their internal pull-ups disabled.

The pins associated with Port E bits 6, 5, 3, and 2 cannot be configured for their alternate functions IPIPE1, IPIPE0,  $\overline{LSTRB}$ , and  $R/\overline{W}$  while the MCU is in single chip modes. In single chip modes, the associated control bits PIPOE, LSTRE, and RDWE are reset to zero. Writing the opposite state into them in single chip mode does not change the operation of the associated Port E pins.

In normal single chip mode, the MODE register is writable one time. This allows a user program to change the bus mode to narrow or wide expanded mode and/or turn on visibility of internal accesses.

Port E, bit 4 can be configured for a free-running E clock output by clearing NECLK=0. Typically the only use for an E clock output while the MCU is in single chip modes would be to get a constant speed clock for use in the external application system.

### 4.2.1.2 Normal Expanded Wide Mode

In expanded wide modes, Ports A and B are configured as a 16-bit multiplexed address and data bus and Port E bit 4 is configured as the E clock output signal. These signals allow external memory and peripheral devices to be interfaced to the MCU.

Port E pins other than PE4/ECLK are configured as general purpose I/O pins (initially high-impedance inputs with internal pull-up resistors enabled). Control bits PIPOE, NECLK, LSTRE, and RDWE in the PEAR register can be used to configure Port E pins to act as bus control outputs instead of general purpose I/O pins.

It is possible to enable the pipe status signals on Port E bits 6 and 5 by setting the PIPOE bit in PEAR, but it would be unusual to do so in this mode. Development systems where pipe status signals are monitored would typically use the special variation of this mode.

The Port E bit 2 pin can be reconfigured as the  $R/\overline{W}$  bus control signal by writing "1" to the RDWE bit in PEAR. If the expanded system includes external devices that can be written, such as RAM, the RDWE bit

would need to be set before any attempt to write to an external location. If there are no writable resources in the external system, PE2 can be left as a general purpose I/O pin.

The Port E bit 3 pin can be reconfigured as the  $\overline{LSTRB}$  bus control signal by writing "1" to the LSTRE bit in PEAR. The default condition of this pin is a general purpose input because the  $\overline{LSTRB}$  function is not needed in all expanded wide applications.

The Port E bit 4 pin is initially configured as ECLK output with stretch. The E clock output function depends upon the settings of the NECLK bit in the PEAR register, the IVIS bit in the MODE register and the ESTR bit in the EBICTL register. The E clock is available for use in external select decode logic or as a constant speed clock for use in the external application system.

### 4.2.1.3 Normal Expanded Narrow Mode

This mode is used for lower cost production systems that use 8-bit wide external EPROMs or RAMs. Such systems take extra bus cycles to access 16-bit locations but this may be preferred over the extra cost of additional external memory devices.

Ports A and B are configured as a 16-bit address bus and Port A is multiplexed with data. Internal visibility is not available in this mode because the internal cycles would need to be split into two 8-bit cycles.

Since the PEAR register can only be written one time in this mode, use care to set all bits to the desired states during the single allowed write.

The PE3/LSTRB pin is always a general purpose I/O pin in normal expanded narrow mode. Although it is possible to write the LSTRE bit in PEAR to "1" in this mode, the state of LSTRE is overridden and Port E bit 3 cannot be reconfigured as the LSTRB output.

It is possible to enable the pipe status signals on Port E bits 6 and 5 by setting the PIPOE bit in PEAR, but it would be unusual to do so in this mode. LSTRB would also be needed to fully understand system activity. Development systems where pipe status signals are monitored would typically use special expanded wide mode or occasionally special expanded narrow mode.

The PE4/ECLK pin is initially configured as ECLK output with stretch. The E clock output function depends upon the settings of the NECLK bit in the PEAR register, the IVIS bit in the MODE register and the ESTR bit in the EBICTL register. In normal expanded narrow mode, the E clock is available for use in external select decode logic or as a constant speed clock for use in the external application system.

The PE2/R/W pin is initially configured as a general purpose input with a pull-up but this pin can be reconfigured as the  $R/\overline{W}$  bus control signal by writing "1" to the RDWE bit in PEAR. If the expanded narrow system includes external devices that can be written such as RAM, the RDWE bit would need to be set before any attempt to write to an external location. If there are no writable resources in the external system, PE2 can be left as a general purpose I/O pin.

## 4.2.1.4 Internal Visibility

Internal visibility is available when the MCU is operating in expanded wide modes or emulation narrow mode. It is not available in single-chip, peripheral or normal expanded narrow modes. Internal visibility is enabled by setting the IVIS bit in the MODE register.

If an internal access is made while E,  $R/\overline{W}$ , and  $\overline{LSTRB}$  are configured as bus control outputs and internal visibility is off (IVIS=0), E will remain low for the cycle,  $R/\overline{W}$  will remain high, and address, data and the  $\overline{LSTRB}$  pins will remain at their previous state.

When internal visibility is enabled (IVIS=1), certain internal cycles will be blocked from going external. During cycles when the BDM is selected,  $R/\overline{W}$  will remain high, data will maintain its previous state, and address and  $\overline{LSTRB}$  pins will be updated with the internal value. During CPU no access cycles when the BDM is not driving,  $R/\overline{W}$  will remain high, and address, data and the  $\overline{LSTRB}$  pins will remain at their previous state.

### 4.2.1.5 Emulation Expanded Wide Mode

In expanded wide modes, Ports A and B are configured as a 16-bit multiplexed address and data bus and Port E provides bus control and status signals. These signals allow external memory and peripheral devices to be interfaced to the MCU. These signals can also be used by a logic analyzer to monitor the progress of application programs.

The bus control related pins in Port E (PE7/NOACC, PE6/MODB/IPIPE1, PE5/MODA/IPIPE0, PE4/ECLK, PE3/\overline{LSTRB}/\overline{TAGLO}, and PE2/R/\overline{W}) are all configured to serve their bus control output functions rather than general purpose I/O. Notice that writes to the bus control enable bits in the PEAR register in emulation mode are restricted.

### 4.2.1.6 Emulation Expanded Narrow Mode

Expanded narrow modes are intended to allow connection of single 8-bit external memory devices for lower cost systems that do not need the performance of a full 16-bit external data bus. Accesses to internal resources that have been mapped external (i.e. PORTA, PORTB, DDRA, DDRB, PORTE, DDRE, PEAR, PUCR, RDRIV) will be accessed with a 16-bit data bus on Ports A and B. Accesses of 16-bit external words to addresses which are normally mapped external will be broken into two separate 8-bit accesses using Port A as an 8-bit data bus. Internal operations continue to use full 16-bit data paths. They are only visible externally as 16-bit information if IVIS=1.

Ports A and B are configured as multiplexed address and data output ports. During external accesses, address A15, data D15 and D7 are associated with PA7, address A0 is associated with PB0 and data D8 and D0 are associated with PA0. During internal visible accesses and accesses to internal resources that have been mapped external, address A15 and data D15 is associated with PA7 and address A0 and data D0 is associated with PB0.

The bus control related pins in Port E (PE7/NOACC, PE6/MODB/IPIPE1, PE5/MODA/IPIPE0, PE4/ECLK, PE3/LSTRB/TAGLO, and PE2/R/W) are all configured to serve their bus control output functions rather than general purpose I/O. Notice that writes to the bus control enable bits in the PEAR register in emulation mode are restricted.

The main difference between special modes and normal modes is that some of the bus control and system control signals cannot be written in emulation modes.

# 4.2.2 Special Operating Modes

There are two special operating modes that correspond to normal operating modes. These operating modes are commonly used in factory testing and system development.

### 4.2.2.1 Special Single-Chip Mode

When the MCU is reset in this mode, the background debug mode is enabled and active. The MCU does not fetch the reset vector and execute application code as it would in other modes. Instead the active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. When a serial command instructs the MCU to return to normal execution, the system will be configured as described below unless the reset states of internal control registers have been changed through background commands after the MCU was reset.

There is no external expansion bus after reset in this mode. Ports A and B are initially simple bidirectional I/O pins that are configured as high-impedance inputs with internal pull-ups disabled; however, writing to the mode select bits in the MODE register (which is allowed in special modes) can change this after reset. All of the Port E pins (except PE4/ECLK) are initially configured as general purpose high-impedance inputs with pull-ups enabled. PE4/ECLK is configured as the E clock output in this mode.

The pins associated with Port E bits 6, 5, 3, and 2 cannot be configured for their alternate functions IPIPE1, IPIPE0,  $\overline{LSTRB}$ , and  $R/\overline{W}$  while the MCU is in single chip modes. In single chip modes, the associated control bits PIPOE, LSTRE and RDWE are reset to zero. Writing the opposite value into these bits in single chip mode does not change the operation of the associated Port E pins.

Port E, bit 4 can be configured for a free-running E clock output by clearing NECLK=0. Typically the only use for an E clock output while the MCU is in single chip modes would be to get a constant speed clock for use in the external application system.

### 4.2.2.2 Special Test Mode

In expanded wide modes, Ports A and B are configured as a 16-bit multiplexed address and data bus and Port E provides bus control and status signals. In special test mode, the write protection of many control bits is lifted so that they can be thoroughly tested without needing to go through reset.

# 4.2.3 Test Operating Mode

There is a test operating mode in which an external master, such as an I.C. tester, can control the on-chip peripherals.

### 4.2.3.1 Peripheral Mode

This mode is intended for Motorola factory testing of the MCU. In this mode, the CPU is inactive and an external (tester) bus master drives address, data and bus control signals in through Ports A, B and E. In effect, the whole MCU acts as if it was a peripheral under control of an external CPU. This allows faster testing of on-chip memory and peripherals than previous testing methods. Since the mode control register is not accessible in peripheral mode, the only way to change to another mode is to reset the MCU into a different mode. Background debugging should not be used while the MCU is in special peripheral mode

as internal bus conflicts between BDM and the external master can cause improper operation of both functions.

# 4.3 Security

The device will make available a security feature preventing the unauthorized read and write of the memory contents. This feature allows:

- Protection of the contents of FLASH,
- Protection of the contents of EEPROM,
- Operation in single-chip mode,
- Operation from external memory with internal FLASH and EEPROM disabled.

The user must be reminded that part of the security must lie with the user's code. An extreme example would be user's code that dumps the contents of the internal program. This code would defeat the purpose of security. At the same time the user may also wish to put a back door in the user's program. An example of this is the user downloads a key through the SCI which allows access to a programming routine that updates parameters stored in EEPROM.

## 4.3.1 Securing the Microcontroller

Once the user has programmed the FLASH and EEPROM (if desired), the part can be secured by programming the security bits located in the FLASH module. These non-volatile bits will keep the part secured through resetting the part and through powering down the part.

The security byte resides in a portion of the Flash array.

Check the Flash Block User Guide for more details on the security configuration.

# 4.3.2 Operation of the Secured Microcontroller

### 4.3.2.1 Normal Single Chip Mode

This will be the most common usage of the secured part. Everything will appear the same as if the part was not secured with the exception of BDM operation. The BDM operation will be blocked.

# 4.3.2.2 Executing from External Memory

The user may wish to execute from external space with a secured microcontroller. This is accomplished by resetting directly into expanded mode. The internal FLASH and EEPROM will be disabled. BDM operations will be blocked.

# 4.3.3 Unsecuring the Microcontroller

In order to unsecure the microcontroller, the internal FLASH and EEPROM must be erased. This can be done through an external program in expanded mode.

Once the user has erased the FLASH and EEPROM, the part can be reset into special single chip mode. This invokes a program that verifies the erasure of the internal FLASH and EEPROM. Once this program completes, the user can erase and program the FLASH security bits to the unsecured state. This is generally done through the BDM, but the user could also change to expanded mode (by writing the mode bits through the BDM) and jumping to an external program (again through BDM commands). Note that if the part goes through a reset before the security bits are reprogrammed to the unsecure state, the part will be secured again.

## 4.4 Low Power Modes

Consult the respective Block User Guide for information on the module behavior in Stop, Pseudo Stop, and Wait Mode.

# **Section 5 Resets and Interrupts**

# 5.1 Overview

Consult the Exception Processing section of the HCS12 Core User Guide for information on resets and interrupts.

## 5.2 Vectors

## 5.2.1 Vector Table

**Table 5-1** lists interrupt sources and vectors in default order of priority.

**Table 5-1 Interrupt Vector Locations** 

	Table 3-1 Interrupt	100101		
Vector Address	Interrupt Source	CCR Mask	Local Enable	HPRIO Value to Elevate
\$FFFE, \$FFFF	Reset	None	None	_
\$FFFC, \$FFFD	Clock Monitor fail reset	None	PLLCTL (CME, SCME)	_
\$FFFA, \$FFFB	COP failure reset	None	COP rate select	_
\$FFF8, \$FFF9	Unimplemented instruction trap	None	None	_
\$FFF6, \$FFF7	SWI	None	None	_
\$FFF4, \$FFF5	XIRQ	X-Bit	None	_
\$FFF2, \$FFF3	IRQ	I-Bit	IRQCR (IRQEN)	\$F2
\$FFF0, \$FFF1	Real Time Interrupt	I-Bit	CRGINT (RTIE)	\$F0
\$FFEE, \$FFEF	Enhanced Capture Timer channel 0	I-Bit	TIE (C0I)	\$EE
\$FFEC, \$FFED	Enhanced Capture Timer channel 1	I-Bit	TIE (C1I)	\$EC
\$FFEA, \$FFEB	Enhanced Capture Timer channel 2	I-Bit	TIE (C2I)	\$EA
\$FFE8, \$FFE9	Enhanced Capture Timer channel 3	I-Bit	TIE (C3I)	\$E8
\$FFE6, \$FFE7	Enhanced Capture Timer channel 4	I-Bit	TIE (C4I)	\$E6
\$FFE4, \$FFE5	Enhanced Capture Timer channel 5	I-Bit	TIE (C5I)	\$E4
\$FFE2, \$FFE3	Enhanced Capture Timer channel 6	I-Bit	TIE (C6I)	\$E2
\$FFE0, \$FFE1	Enhanced Capture Timer channel 7	I-Bit	TIE (C7I)	\$E0
\$FFDE, \$FFDF	Enhanced Capture Timer overflow	I-Bit	TSRC2 (TOF)	\$DE
\$FFDC, \$FFDD	Pulse accumulator A overflow	I-Bit	PACTL (PAOVI)	\$DC
\$FFDA, \$FFDB	Pulse accumulator input edge	I-Bit	PACTL (PAI)	\$DA
\$FFD8, \$FFD9	SPI0	I-Bit	SP0CR1 (SPIE, SPTIE)	\$D8
\$FFD6, \$FFD7	SCI0	I-Bit	SC0CR2 (TIE, TCIE, RIE, ILIE)	\$D6
\$FFD4, \$FFD5	SCI1	I-Bit	SC1CR2 (TIE, TCIE, RIE, ILIE)	\$D4
\$FFD2, \$FFD3	ATD0	I-Bit	ATD0CTL2 (ASCIE)	\$D2
\$FFD0, \$FFD1	ATD1	I-Bit	ATD1CTL2 (ASCIE)	\$D0
\$FFCE, \$FFCF	Port J	I-Bit	PTJIF (PTJIE)	\$CE
\$FFCC, \$FFCD	Port H	I-Bit	PTHIF(PTHIE)	\$CC
\$FFCA, \$FFCB	Modulus Down Counter underflow	I-Bit	MCCTL(MCZI)	\$CA

\$FFC8, \$FFC9	Pulse Accumulator B Overflow	I-Bit	PBCTL(PBOVI)	\$C8			
\$FFC6, \$FFC7	CRG PLL lock	I-Bit	CRGINT(LOCKIE)	\$C6			
\$FFC4, \$FFC5	CRG Self Clock Mode	I-Bit	CRGINT (SCMIE)	\$C4			
\$FFC2, \$FFC3	BDLC	I-Bit	DLCBCR1(IE)	\$C2			
\$FFC0, \$FFC1	IIC Bus	I-Bit	IBCR (IBIE)	\$C0			
\$FFBE, \$FFBF	Reserved		Reserved	\$BE			
\$FFBC, \$FFBD	. IXESELVEU	I-Bit	- Reserved	\$BC			
\$FFBA, \$FFBB	EEPROM	I-Bit	EECTL(CCIE, CBEIE)	\$BA			
\$FFB8, \$FFB9	FLASH	I-Bit	FCTL(CCIE, CBEIE)	\$B8			
\$FFB6, \$FFB7	CAN0 wake-up	I-Bit	CANORIER (WUPIE)	\$B6			
\$FFB4, \$FFB5	CAN0 errors	I-Bit	CANORIER (CSCIE, OVRIE)	\$B4			
\$FFB2, \$FFB3	CAN0 receive	I-Bit	CANORIER (RXFIE)	\$B2			
\$FFB0, \$FFB1	CAN0 transmit	I-Bit	CANOTIER (TXEIE2-TXEIE0)	\$B0			
\$FFAE, \$FFAF		I-Bit		\$AE			
\$FFAC, \$FFAD		I-Bit		\$AC			
\$FFAA, \$FFAB		I-Bit		\$AA			
\$FFA8, \$FFA9		I-Bit		\$A8			
\$FFA6, \$FFA7		I-Bit		\$A6			
\$FFA4, \$FFA5		I-Bit		\$A4			
\$FFA2, \$FFA3		I-Bit		\$A2			
\$FFA0, \$FFA1	Reserved	I-Bit	Pasarvad	\$A0			
\$FF9E, \$FF9F	. IKeserveu	I-Bit	- Reserved	\$9E			
\$FF9C, \$FF9D		I-Bit	Reserved				
\$FF9A, \$FF9B		I-Bit		\$9A			
\$FF98, \$FF99		I-Bit		\$98			
\$FF96, \$FF97		I-Bit		\$96			
\$FF94, \$FF95		I-Bit		\$94			
\$FF92, \$FF93		I-Bit		\$92			
\$FF90, \$FF91		I-Bit		\$90			
\$FF8E, \$FF8F	Port P Interrupt	I-Bit	PTPIF (PTPIE)	\$8E			
\$FF8C, \$FF8D	PWM Emergency Shutdown	I-Bit	PWMSDN (PWMIE)	\$8C			
\$FF80 to \$FF8B		Rese	erved				
	·		· · · · · · · · · · · · · · · · · · ·	·			

# 5.3 Effects of Reset

When a reset occurs, MCU registers and control bits are changed to known start-up states. Refer to the respective module Block User Guides for register reset states.

# 5.3.1 I/O pins

Refer to the HCS12 Core User Guides for mode dependent pin configuration of port A, B, E and K out of reset.

Refer to the PIM Block User Guide for reset configurations of all peripheral module ports.

**NOTE:** For de

For devices assembled in 80-pin QFP packages all non-bonded out pins should be configured as outputs after reset in order to avoid current drawn from floating inputs. Refer to **Table 2-1** for affected pins.

# **5.3.2 Memory**

Refer to **Table 1-1** for locations of the memories depending on the operating mode after reset.

The RAM array is not automatically initialized out of reset.

# **Section 6 HCS12 Core Block Description**

Consult the HCS12 Core User Guide for information about the HCS12 core modules, i.e. central processing unit (CPU), interrupt module (INT), module mapping control module (MMC), multiplexed external bus interface (MEBI), breakpoint module (BKP) and background debug mode module (BDM).

# Section 7 Clock and Reset Generator (CRG) Block Description

Consult the CRG Block User Guide for information about the Clock and Reset Generator module.

# 7.1 Device-specific information

The  $\overline{\text{XCLKS}}$  input signal is active low (see **2.3.13 PE7 / NOACC / XCLKS — Port E I/O Pin 7**). The Low Voltage Reset feature of the CRG is not available on this device.

# **Section 8 Enhanced Capture Timer (ECT) Block Description**

Consult the ECT\_16B8C Block User Guide for information about the Enhanced Capture Timer module.

# Section 9 Analog to Digital Converter (ATD) Block Description

There are two Analog to Digital Converters (ATD1 and ATD0) implemented on the MC9S12DJ64. Consult the ATD\_10B8C Block User Guide for information about each Analog to Digital Converter module.

# Section 10 Inter-IC Bus (IIC) Block Description

Consult the IIC Block User Guide for information about the Inter-IC Bus module.

# Section 11 Serial Communications Interface (SCI) Block Description

There are two Serial Communications Interfaces (SCI1 and SCI0) implemented on the MC9S12DJ64 device. Consult the SCI Block User Guide for information about each Serial Communications Interface module.

# Section 12 Serial Peripheral Interface (SPI) Block Description

Consult the SPI Block User Guide for information about each Serial Peripheral Interface module.

# Section 13 J1850 (BDLC) Block Description

Consult the BDLC Block User Guide for information about the J1850 module.

# Section 14 Pulse Width Modulator (PWM) Block Description

Consult the PWM\_8B6C Block User Guide for information about the Pulse Width Modulator module.

# Section 15 Flash EEPROM 64K Block Description

Consult the FTS64K Block User Guide for information about the flash module.

# **Section 16 EEPROM 1K Block Description**

Consult the EETS1K Block User Guide for information about the EEPROM module.

# **Section 17 RAM Block Description**

This module supports single-cycle misaligned word accesses.

# **Section 18 MSCAN Block Description**

Consult the MSCAN Block User Guide for information about the Motorola Scalable CAN Module.

# Section 19 Port Integration Module (PIM) Block Description

Consult the PIM\_9DJ64 Block User Guide for information about the Port Integration Module.

# Section 20 Voltage Regulator (VREG) Block Description

Consult the VREG Block User Guide for information about the dual output linear voltage regulator.

Component	Purpose	Туре	Value	
C1	VDD1 filter cap	ceramic X7R	100 220nF	
C2	VDD2 filter cap	ceramic X7R	100 220nF	
C3	VDDA filter cap	ceramic X7R	100nF	
C4	VDDR filter cap	X7R/tantalum	>=100nF	
C5	VDDPLL filter cap	ceramic X7R	100nF	
C6	VDDX filter cap	X7R/tantalum	>=100nF	
C7	OSC load cap			
C8	OSC load cap			
C9	PLL loop filter cap			
C10	PLL loop filter cap	See PLL specification chapter		
C11	DC cutoff cap	See FLL Speci	ncation chapter	
R1	PLL loop filter res			
Q1	Quartz			

The PCB must be carefully laid out to ensure proper operation of the voltage regulator as well as of the MCU itself. The following rules must be observed:

- Every supply pair must be decoupled by a ceramic capacitor connected as near as possible to the corresponding pins(C1 C6).
- Central point of the ground star should be the VSSR pin.
- Use low ohmic low inductance connections between VSS1, VSS2 and VSSR.
- VSSPLL must be directly connected to VSSR.
- Keep traces of VSSPLL, EXTAL and XTAL as short as possible and occupied board area for C7, C8, C11 and Q1 as small as possible.
- Do not place other signals or supplies underneath area occupied by C7, C8, C10 and Q1 and the connection area to the MCU.
- Central power input should be fed in at the VDDA/VSSA pins.

C3 VDDA VDD1<sup>C</sup> VSS1 C2 VDDR VSSPLL VDDPLL

Figure 20-1 Recommended PCB Layout 112 LQFP




Figure 20-2 Recommended PCB Layout for 80QFP

# **Appendix A Electrical Characteristics**

### A.1 General

**NOTE:** 

The electrical characteristics given in this section are preliminary and should be used as a guide only. Values cannot be guaranteed by Motorola and are subject to change without notice.

This supplement contains the most accurate electrical information for the MC9S12DJ64 microcontroller available at the time of publication. The information should be considered **PRELIMINARY** and is subject to change.

This introduction is intended to give an overview on several common topics like power supply, current injection etc.

### A.1.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate.

**NOTE:** This classification is shown in the column labeled "C" in the parameter tables where appropriate.

P:

Those parameters are guaranteed during production testing on each individual device.

C:

Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.

T:

Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.

D:

Those parameters are derived mainly from simulations.

# A.1.2 Power Supply

The MC9S12DJ64 utilizes several pins to supply power to the I/O ports, A/D converter, oscillator and PLL as well as the digital core.

The VDDA, VSSA pair supplies the A/D converter and the resistor ladder of the internal voltage regulator.

#### MC9S12DJ64 Device User Guide — V01.02

The VDDX, VSSX, VDDR and VSSR pairs supply the I/O pins, VDDR supplies also the internal voltage regulator.

VDD1, VSS1, VDD2 and VSS2 are the supply pins for the digital logic, VDDPLL, VSSPLL supply the oscillator and the PLL.

VSS1 and VSS2 are internally connected by metal.

VDDA, VDDX, VDDR as well as VSSA, VSSX, VSSR are connected by anti-parallel diodes for ESD protection.

**NOTE:** 

In the following context VDD5 is used for either VDDA, VDDR and VDDX; VSS5 is used for either VSSA, VSSR and VSSX unless otherwise noted.

IDD5 denotes the sum of the currents flowing into the VDDA, VDDX and VDDR pins.

VDD is used for VDD1, VDD2 and VDDPLL, VSS is used for VSS1, VSS2 and VSSPLL.

IDD is used for the sum of the currents flowing into VDD1 and VDD2.

### A.1.3 Pins

There are four groups of functional pins.

### A.1.3.1 5V I/O pins

Those I/O pins have a nominal level of 5V. This class of pins is comprised of all port I/O pins, the analog inputs, BKGD and the RESET pins. The internal structure of all those pins is identical, however some of the functionality may be disabled. E.g. for the analog inputs the output drivers, pull-up and pull-down resistors are disabled permanently.

### A.1.3.2 Analog Reference

This group is made up by the VRH and VRL pins.

### A.1.3.3 Oscillator

The pins XFC, EXTAL, XTAL dedicated to the oscillator have a nominal 2.5V level. They are supplied by VDDPLL.

### A.1.3.4 TEST

This pin is used for production testing only.

### A.1.3.5 VREGEN

This pin is used to enable the on chip voltage regulator.

# A.1.4 Current Injection

Power supply must maintain regulation within operating  $V_{DD5}$  or  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{in} > V_{DD5}$ ) is greater than  $I_{DD5}$ , the injection current may flow out of VDD5 and could result in external power supply going out of regulation. Ensure external VDD5 load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power; e.g. if no system clock is present, or if clock rate is very low which would reduce overall power consumption.

# A.1.5 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only. A functional operation under or outside those maxima is not guaranteed. Stress beyond those limits may affect the reliability or cause permanent damage of the device.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V<sub>SS5</sub> or V<sub>DD5</sub>).

Table A-1 Absolute Maximum Ratings<sup>1</sup>

Num	Rating	Symbol	Min	Max	Unit
1	I/O, Regulator and Analog Supply Voltage	V <sub>DD5</sub>	-0.3	6.0	V
2	Digital Logic Supply Voltage <sup>2</sup>	V <sub>DD</sub>	-0.3	3.0	V
3	PLL Supply Voltage <sup>2</sup>	V <sub>DDPLL</sub>	-0.3	3.0	V
4	Voltage difference VDDX to VDDR and VDDA	$\Delta_{VDDX}$	-0.3	0.3	V
5	Voltage difference VSSX to VSSR and VSSA	$\Delta_{VSSX}$	-0.3	0.3	V
6	Digital I/O Input Voltage	V <sub>IN</sub>	-0.3	6.0	V
7	Analog Reference	V <sub>RH</sub> , V <sub>RL</sub>	-0.3	6.0	V
8	XFC, EXTAL, XTAL inputs	V <sub>ILV</sub>	-0.3	3.0	V
9	TEST input	V <sub>TEST</sub>	-0.3	10.0	V
10	Instantaneous Maximum Current Single pin limit for all digital I/O pins <sup>3</sup>	I <sub>D</sub>	-25	+25	mA
11	Instantaneous Maximum Current Single pin limit for XFC, EXTAL, XTAL <sup>4</sup>	I <sub>DL</sub>	-25	+25	mA
12	Instantaneous Maximum Current Single pin limit for TEST <sup>5</sup>	I <sub>DT</sub>	-0.25	0	mA
13	Storage Temperature Range	T <sub>stg</sub>	<b>–</b> 65	155	°C

NOTES:

<sup>1.</sup> Beyond absolute maximum ratings device might be damaged.

- 2. The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. The absolute maximum ratings apply when the device is powered from an external source.
- 3. All digital I/O pins are internally clamped to V<sub>SSX</sub> and V<sub>DDX</sub>, V<sub>SSR</sub> and V<sub>DDR</sub> or V<sub>SSA</sub> and V<sub>DDA</sub>.
- 4. Those pins are internally clamped to V<sub>SSPLL</sub> and V<sub>DDPLL</sub>.
  5. This pin is clamped low to V<sub>SSPLL</sub>, but not clamped high. This pin must be tied low in applications.

## A.1.6 ESD Protection and Latch-up Immunity

All ESD testing is in conformity with CDF-AEC-Q100 Stress test qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the Human Body Model (HBM), the Machine Model (MM) and the Charge Device Model.

A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Table A-2 ESD and Latch-up Test Conditions

Model	Description	Symbol	Value	Unit
	Series Resistance	R1	1500	Ohm
l	Storage Capacitance	С	100	pF
Human Body	Number of Pulse per pin positive negative	-	- 3 3	
	Series Resistance	R1	0	Ohm
	Storage Capacitance	С	200	pF
Machine	Number of Pulse per pin positive negative	-	- 3 3	
Latch up	negative  Minimum input voltage limit		-2.5	V
Latch-up	Maximum input voltage limit		7.5	V

Table A-3 ESD and Latch-Up Protection Characteristics

Num	С	Rating	Symbol	Min	Max	Unit
1	С	Human Body Model (HBM)	V <sub>HBM</sub>	2000	-	V
2	С	Machine Model (MM)	V <sub>MM</sub>	200	-	V
3	С	Charge Device Model (CDM)	V <sub>CDM</sub>	500	-	V
4	С	Latch-up Current at T <sub>A</sub> = 125°C positive negative	I <sub>LAT</sub>	+100 -100	-	mA
5	С	Latch-up Current at T <sub>A</sub> = 27°C positive negative	I <sub>LAT</sub>	+200 -200	-	mA

# A.1.7 Operating Conditions

This chapter describes the operating conditions of the device. Unless otherwise noted those conditions apply to all the following data.

**NOTE:** Please refer to the temperature rating of the device (C, V, M) with regards to the ambient temperature  $T_A$  and the junction temperature  $T_J$ . For power dissipation calculations refer to **Section A.1.8 Power Dissipation and Thermal** Characteristics.

**Table A-4 Operating Conditions** 

Rating	Symbol	Min	Тур	Max	Unit
I/O, Regulator and Analog Supply Voltage	$V_{DD5}$	4.5	5	5.25	V
Digital Logic Supply Voltage <sup>1</sup>	$V_{DD}$	2.35	2.5	2.75	V
PLL Supply Voltage <sup>2</sup>	V <sub>DDPLL</sub>	2.35	2.5	2.75	V
Voltage Difference VDDX to VDDR and VDDA	$\Delta_{VDDX}$	-0.1	0	0.1	V
Voltage Difference VSSX to VSSR and VSSA	$\Delta_{VSSX}$	-0.1	0	0.1	V
Oscillator	f <sub>osc</sub>	0.5	-	16	MHz
Bus Frequency	f <sub>bus</sub>	0.5	-	25	MHz
MC9S12DJ64 <b>C</b>					
Operating Junction Temperature Range	$T_J$	-40	-	100	°C
Operating Ambient Temperature Range <sup>2</sup>	T <sub>A</sub>	-40	27	85	°C
MC9S12DJ64 <b>V</b>					
Operating Junction Temperature Range	$T_J$	-40	-	120	°C
Operating Ambient Temperature Range <sup>2</sup>	T <sub>A</sub>	-40	27	105	°C
MC9S12DJ64 <b>M</b>					
Operating Junction Temperature Range	$T_J$	-40	-	140	°C
Operating Ambient Temperature Range <sup>2</sup>	T <sub>A</sub>	-40	27	125	°C

#### NOTES:

# A.1.8 Power Dissipation and Thermal Characteristics

Power dissipation and thermal characteristics are closely related. The user must assure that the maximum operating junction temperature is not exceeded. The average chip-junction temperature  $(T_J)$  in  ${}^{\circ}C$  can be obtained from:

The device contains an internal voltage regulator to generate the logic and PLL supply out of the I/O supply. The
absolute maximum ratings apply when this regulator is disabled and the device is powered from an external
source.

<sup>2.</sup> Please refer to **Section A.1.8 Power Dissipation and Thermal Characteristics** for more details about the relation between ambient temperature  $T_A$  and device junction temperature  $T_J$ .

$$\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{A} + (\mathsf{P}_\mathsf{D} \bullet \Theta_\mathsf{JA})$$

T<sub>I</sub> = Junction Temperature, [°C]

 $T_{\Delta}$  = Ambient Temperature, [°C]

P<sub>D</sub> = Total Chip Power Dissipation, [W]

 $\Theta_{\mathsf{IA}}$  = Package Thermal Resistance, [°C/W]

The total power dissipation can be calculated from:

$$P_D = P_{INT} + P_{IO}$$

P<sub>INT</sub> = Chip Internal Power Dissipation, [W]

Two cases with internal voltage regulator enabled and disabled must be considered:

1. Internal Voltage Regulator disabled

$$P_{INT} = I_{DD} \cdot V_{DD} + I_{DDPLL} \cdot V_{DDPLL} + I_{DDA} \cdot V_{DDA}$$

$$P_{IO} = \sum_{i} R_{DSON} \cdot I_{IO_{i}}^{2}$$

P<sub>IO</sub> is the sum of all output currents on I/O ports associated with VDDX and VDDR.

For R<sub>DSON</sub> is valid:

$$R_{DSON} = \frac{V_{OL}}{I_{OL}}$$
; for outputs driven low

respectively

$$R_{DSON} = \frac{V_{DD5} - V_{OH}}{I_{OH}}$$
; for outputs driven high

2. Internal voltage regulator enabled

$$P_{INT} = I_{DDR} \cdot V_{DDR} + I_{DDA} \cdot V_{DDA}$$

 $I_{DDR}$  is the current shown in **Table A-7** and not the overall current flowing into VDDR, which additionally contains the current flowing into the external loads with output high.

$$P_{IO} = \sum_{i} R_{DSON} \cdot I_{IO_i}^2$$

 $P_{\mathrm{IO}}$  is the sum of all output currents on I/O ports associated with VDDX and VDDR.

Table A-5 Thermal Package Characteristics<sup>1</sup>

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Т	Thermal Resistance LQFP112, single sided PCB <sup>2</sup>	$\theta_{JA}$	-	-	54	°C/W
2	Т	Thermal Resistance LQFP112, double sided PCB with 2 internal planes <sup>3</sup>	$\theta_{JA}$	-	-	41	°C/W
3	Т	Thermal Resistance LQFP 80, single sided PCB	$\theta_{JA}$	-	-	51	°C/W
4	Т	Thermal Resistance LQFP 80, double sided PCB with 2 internal planes	$\theta_{JA}$	-	-	41	°C/W

#### NOTES:

- 1. The values for thermal resistance are achieved by package simulations
- 2. PC Board according to EIA/JEDEC Standard 51-2
- 3. PC Board according to EIA/JEDEC Standard 51-7

## A.1.9 I/O Characteristics

This section describes the characteristics of all 5V I/O pins. All parameters are not always applicable, e.g. not all pins feature pull up/down resistances.

Table A-6 5V I/O Characteristics

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Input High Voltage	V <sub>IH</sub>	0.65*V <sub>DD5</sub>	-	V <sub>DD5</sub> + 0.3	V
2	Р	Input Low Voltage	V <sub>IL</sub>	V <sub>SS5</sub> - 0.3	-	0.35*V <sub>DD5</sub>	V
3	С	Input Hysteresis	V <sub>HYS</sub>		250		mV
4	Р	Input Leakage Current (pins in high impedance input mode) <sup>1</sup> $V_{in} = V_{DD5}$ or $V_{SS5}$	I <sub>in</sub>	-2.5	-	2.5	μΑ
5	Р	Output High Voltage (pins in output mode) Partial Drive $I_{OH} = -2mA$ Full Drive $I_{OH} = -10mA$	V <sub>OH</sub>	V <sub>DD5</sub> – 0.8	-	-	V
6	Р	Output Low Voltage (pins in output mode) Partial Drive I <sub>OL</sub> = +2mA Full Drive I <sub>OL</sub> = +10mA	V <sub>OL</sub>	-	-	0.8	V
7	Р	Internal Pull Up Device Current, tested at V <sub>IL</sub> Max.	I <sub>PUL</sub>	-	-	-130	μΑ
8	Р	Internal Pull Up Device Current, tested at V <sub>IH</sub> Min.	I <sub>PUH</sub>	-10	-	-	μА
9	Р	Internal Pull Down Device Current, tested at V <sub>IH</sub> Min.	I <sub>PDH</sub>	-	-	130	μА
10	Р	Internal Pull Down Device Current, tested at V <sub>IL</sub> Max.	I <sub>PDL</sub>	10	-	-	μА
11	D	Input Capacitance	C <sub>in</sub>		7	-	pF
12	Т	Injection current <sup>2</sup> Single Pin limit Total Device Limit. Sum of all injected currents	I <sub>ICS</sub> I <sub>ICP</sub>	-2.5 -25	-	2.5 25	mA
13	Р	Port H, J, P Interrupt Input Pulse filtered <sup>3</sup>	t <sub>pign</sub>			3	μs
14	Р	Port H, J, P Interrupt Input Pulse passed <sup>3</sup>	t <sub>pval</sub>	10			μs

### NOTES:

# A.1.10 Supply Currents

This section describes the current consumption characteristics of the device as well as the conditions for the measurements.

<sup>1.</sup> Maximum leakage current occurs at maximum operating temperature. Current decreases by approximately one-half for each 8 C to 12 C in the temperature range from 50 C to 125 C.

<sup>2.</sup> Refer to Section A.1.4 Current Injection, for more details

<sup>3.</sup> Parameter only applies in STOP or Pseudo STOP mode.

#### A.1.10.1 Measurement Conditions

All measurements are without output loads. Unless otherwise noted the currents are measured in single chip mode, internal voltage regulator enabled and at 25MHz bus frequency using a 4MHz oscillator in Colpitts mode. Production testing is performed using a square wave signal at the EXTAL input.

### A.1.10.2 Additional Remarks

In expanded modes the currents flowing in the system are highly dependent on the load at the address, data and control signals as well as on the duty cycle of those signals. No generally applicable numbers can be given. A very good estimate is to take the single chip currents and add the currents due to the external loads.

**Table A-7 Supply Current Characteristics** 

Condit	Conditions are shown in <b>Table A-4</b> unless otherwise noted							
Num	С	Rating	Symbol	Min	Тур	Max	Unit	
1	Р	Run supply currents Single Chip, Internal regulator enabled	I <sub>DD5</sub>			65	mA	
2	P P	Wait Supply current  All modules enabled, PLL on only RTI enabled <sup>1</sup>	I <sub>DDW</sub>			40 5	mA	
3	CPCCCCP	Pseudo Stop Current (RTI and COP enabled) 1, 2 -40°C 27°C 70°C 85°C 105°C 125°C 140° C	I <sub>DDPS</sub>		TBD 600 TBD TBD TBD TBD 1000	750 5000	μА	
4	0000000	Pseudo Stop Current (RTI and COP disabled) 1, 2 -40°C 27°C 70°C 85°C 105°C 125°C 140°C	I <sub>DDPS</sub>		TBD 350 TBD TBD TBD TBD 700		μА	
5	CPCCCCP	Stop Current <sup>2</sup> -40°C 27°C 70°C 85°C 105°C 125°C 140°C	I <sub>DDS</sub>		TBD 30 TBD 200 TBD TBD 500	50 5000	μА	

NOTES:

<sup>1.</sup> PLL off

<sup>2.</sup> At those low power dissipation levels  $T_J = T_A$  can be assumed

## A.2 ATD Characteristics

This section describes the characteristics of the analog to digital converter.

# A.2.1 ATD Operating Characteristics

The **Table A-8** shows conditions under which the ATD operates.

The following constraints exist to obtain full-scale, full range results:

 $V_{SSA} \le V_{RL} \le V_{IN} \le V_{RH} \le V_{DDA}$ . This constraint exists since the sample buffer amplifier can not drive beyond the power supply levels that it ties to. If the input level goes outside of this range it will effectively be clipped.

Table A-8 ATD Operating Characteristics

Conditions are shown in Table A-4 unless otherwise noted								
Num	С	Rating	Symbol	Min	Тур	Max	Unit	
1	D	Reference Potential Low High	V <sub>RL</sub> V <sub>RH</sub>	V <sub>SSA</sub> V <sub>DDA</sub> /2		V <sub>DDA</sub> /2 V <sub>DDA</sub>	V	
2	С	Differential Reference Voltage <sup>1</sup>	$V_{RH}-V_{RL}$	4.50	5.00	5.25	V	
3	D	ATD Clock Frequency	f <sub>ATDCLK</sub>	0.5		2.0	MHz	
4	D	ATD 10-Bit Conversion Period  Clock Cycles <sup>2</sup> Conv, Time at 2.0MHz ATD Clock f <sub>ATDCLK</sub>		14 7		28 14	Cycles μs	
5	D	ATD 8-Bit Conversion Period  Clock Cycles <sup>2</sup> Conv, Time at 2.0MHz ATD Clock f <sub>ATDCLK</sub>		12 6		26 13	Cycles μs	
6	D	Recovery Time (V <sub>DDA</sub> =5.0 Volts)	t <sub>REC</sub>			20	μs	
7	Р	Reference Supply current 2 ATD blocks on	I <sub>REF</sub>			0.750	mA	
8	Р	Reference Supply current 1 ATD block on	I <sub>REF</sub>			0.375	mA	

#### NOTES:

# A.2.2 Factors influencing accuracy

Three factors - source resistance, source capacitance and current injection - have an influence on the accuracy of the ATD.

#### A.2.2.1 Source Resistance:

Due to the input pin leakage current as specified in **Table A-6** in conjunction with the source resistance there will be a voltage drop from the signal source to the ATD input. The maximum source resistance R<sub>S</sub>

<sup>1.</sup> Full accuracy is not guaranteed when differential voltage is less than 4.50V

<sup>2.</sup> The minimum time assumes a final sample period of 2 ATD clocks cycles while the maximum time assumes a final sample period of 16 ATD clocks.

specifies results in an error of less than 1/2 LSB (2.5mV) at the maximum leakage current. If device or operating conditions are less than worst case or leakage-induced error is acceptable, larger values of source resistance is allowed.

### A.2.2.2 Source Capacitance

When sampling an additional internal capacitor is switched to the input. This can cause a voltage drop due to charge sharing with the external and the pin capacitance. For a maximum sampling error of the input voltage  $\leq$  1LSB, then the external filter capacitor,  $C_f \geq 1024 * (C_{INS} - C_{INN})$ .

### A.2.2.3 Current Injection

There are two cases to consider.

- 1. A current is injected into the channel being converted. The channel being stressed has conversion values of \$3FF (\$FF in 8-bit mode) for analog inputs greater than  $V_{RH}$  and \$000 for values less than  $V_{RL}$  unless the current is higher than specified as disruptive condition.
- 2. Current is injected into pins in the neighborhood of the channel being converted. A portion of this current is picked up by the channel (coupling ratio K), This additional current impacts the accuracy of the conversion depending on the source resistance.
  - The additional input voltage error on the converted channel can be calculated as  $V_{ERR} = K * R_S * I_{INJ}$ , with  $I_{INJ}$  being the sum of the currents injected into the two pins adjacent to the converted channel.

Table A-9 ATD Electrical Characteristics

Condit	Conditions are shown in Table A-4 unless otherwise noted							
Num	С	Rating	Symbol	Min	Тур	Max	Unit	
1	С	Max input Source Resistance	R <sub>S</sub>	-	-	1	ΚΩ	
2	Т	Total Input Capacitance Non Sampling Sampling	C <sub>INN</sub> C <sub>INS</sub>			10 22	pF	
3	С	Disruptive Analog Input Current	I <sub>NA</sub>	-2.5		2.5	mA	
4	С	Coupling Ratio positive current injection	K <sub>p</sub>			10 <sup>-4</sup>	A/A	
5	С	Coupling Ratio negative current injection	K <sub>n</sub>			10 <sup>-2</sup>	A/A	

## A.2.3 ATD accuracy

**Table A-10** specifies the ATD conversion performance excluding any errors due to current injection, input capacitance and source resistance.

#### Table A-10 ATD Conversion Performance

Conditions are shown in Table A-4 unless otherwise noted

 $V_{REF} = V_{RH} - V_{RL} = 5.12V$ . Resulting to one 8 bit count = 20mV and one 10 bit count = 5mV

 $f_{ATDCLK} = 2.0MHz$ 

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	10-Bit Resolution	LSB		5		mV
2	Р	10-Bit Differential Nonlinearity	DNL	-1		1	Counts
3	Р	10-Bit Integral Nonlinearity	INL	-2.5	±1.5	2.5	Counts
4	Р	10-Bit Absolute Error <sup>1</sup>	AE	-3	±2.0	3	Counts
5	Р	8-Bit Resolution	LSB		20		mV
6	Р	8-Bit Differential Nonlinearity	DNL	-0.5		0.5	Counts
7	Р	8-Bit Integral Nonlinearity	INL	-1.0	±0.5	1.0	Counts
8	Р	8-Bit Absolute Error <sup>1</sup>	AE	-1.5	±1.0	1.5	Counts

#### NOTES:

For the following definitions see also **Figure A-1**.

Differential Non-Linearity (DNL) is defined as the difference between two adjacent switching steps.

$$DNL(i) = \frac{V_i - V_{i-1}}{1LSB} - 1$$

The Integral Non-Linearity (INL) is defined as the sum of all DNLs:

$$INL(n) = \sum_{i=1}^{n} DNL(i) = \frac{V_n - V_0}{1LSB} - n$$

<sup>1.</sup> These values include the quantization error which is inherently 1/2 count for any A/D converter.




Figure A-1 ATD Accuracy Definitions

**NOTE:** Figure A-1 shows only definitions, for specification values refer to **Table A-10**.

74

## A.3 NVM, Flash and EEPROM

**NOTE:** Unless otherwise noted the abbreviation NVM (Non Volatile Memory) is used for both Flash and EEPROM.

## A.3.1 NVM timing

The time base for all NVM program or erase operations is derived from the oscillator. A minimum oscillator frequency  $f_{\text{NVMOSC}}$  is required for performing program or erase operations. The NVM modules do not have any means to monitor the frequency and will not prevent program or erase operation at frequencies above or below the specified minimum. Attempting to program or erase the NVM modules at a lower frequency a full program or erase transition is not assured.

The Flash and EEPROM program and erase operations are timed using a clock derived from the oscillator using the FCLKDIV and ECLKDIV registers respectively. The frequency of this clock must be set within the limits specified as f<sub>NVMOP</sub>.

The minimum program and erase times shown in **Table A-11** are calculated for maximum  $f_{NVMOP}$  and maximum  $f_{bus}$ . The maximum times are calculated for minimum  $f_{NVMOP}$  and a  $f_{bus}$  of 2MHz.

### A.3.1.1 Single Word Programming

The programming time for single word programming is dependant on the bus frequency as a well as on the frequency  $f_{NVMOP}$  and can be calculated according to the following formula.

$$t_{swpgm} = 9 \cdot \frac{1}{f_{NVMOP}} + 25 \cdot \frac{1}{f_{bus}}$$

## A.3.1.2 Burst Programming

This applies only to the Flash where up to 32 words in a row can be programmed consecutively using burst programming by keeping the command pipeline filled. The time to program a consecutive word can be calculated as:

$$t_{bwpgm} = 4 \cdot \frac{1}{f_{NVMOP}} + 9 \cdot \frac{1}{f_{bus}}$$

The time to program a whole row is:

$$t_{brpgm} = t_{swpgm} + 31 \cdot t_{bwpgm}$$

Burst programming is more than 2 times faster than single word programming.

#### A.3.1.3 Sector Erase

Erasing a 512 byte Flash sector or a 4 byte EEPROM sector takes:

$$t_{era} \approx 4000 \cdot \frac{1}{f_{NVMOP}}$$

The setup time can be ignored for this operation.

### A.3.1.4 Mass Erase

Erasing a NVM block takes:

$$t_{mass} \approx 20000 \cdot \frac{1}{f_{NVMOP}}$$

The setup time can be ignored for this operation.

#### A.3.1.5 Blank Check

The time it takes to perform a blank check on the Flash or EEPROM is dependant on the location of the first non-blank word starting at relative address zero. It takes one bus cycle per word to verify plus a setup of the command.

$$t_{check} \approx location \cdot t_{cyc} + 10 \cdot t_{cyc}$$

**Table A-11 NVM Timing Characteristics** 

Condit	ions	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	D	External Oscillator Clock	f <sub>NVMOSC</sub>	0.5		50 <sup>1</sup>	MHz
2	D	Bus frequency for Programming or Erase Operations	f <sub>NVMBUS</sub>	1			MHz
3	D	Operating Frequency	f <sub>NVMOP</sub>	150		200	kHz
4	Р	Single Word Programming Time	t <sub>swpgm</sub>	46 <sup>2</sup>		74.5 <sup>3</sup>	μs
5	D	Flash Burst Programming consecutive word <sup>4</sup>	t <sub>bwpgm</sub>	20.4 <sup>2</sup>		31 <sup>3</sup>	μs
6	D	Flash Burst Programming Time for 32 Words <sup>4</sup>	t <sub>brpgm</sub>	678.4 <sup>2</sup>		1035.5 <sup>3</sup>	μs
7	Р	Sector Erase Time	t <sub>era</sub>	20 <sup>5</sup>		26.7 <sup>3</sup>	ms
8	Р	Mass Erase Time	t <sub>mass</sub>	100 <sup>5</sup>		133 <sup>3</sup>	ms
9	D	Blank Check Time Flash per block	t <sub>check</sub>	11 <sup>6</sup>		32778 <sup>7</sup>	t <sub>cyc</sub>
10	D	Blank Check Time EEPROM per block	t <sub>check</sub>	11 <sup>6</sup>		2058 <sup>7</sup>	t <sub>cyc</sub>

#### NOTES:

1. Restrictions for oscillator in crystal mode apply!

(M) MOTOROLA

<sup>2.</sup> Minimum Programming times are achieved under maximum NVM operating frequency  $f_{NVMOP}$  and maximum bus frequency  $f_{bus}$ .

- 3. Maximum Erase and Programming times are achieved under particular combinations of f<sub>NVMOP</sub> and bus frequency f<sub>bus</sub>. Refer to formulae in Sections **A.3.1.1 A.3.1.4** for guidance.
- 4. urst Programming operations are not applicable to EEPROM
- 5. Minimum Erase times are achieved under maximum NVM operating frequency f<sub>NVMOP</sub>.
- 6. Minimum time, if first word in the array is not blank
- 7. Maximum time to complete check on an erased block

## A.3.2 NVM Reliability

The reliability of the NVM blocks is guaranteed by stress test during qualification, constant process monitors and burn-in to screen early life failures.

The failure rates for data retention and program/erase cycling are specified at the operating conditions noted.

The program/erase cycle count on the sector is incremented every time a sector or mass erase event is executed.

**NOTE:** All values shown in **Table A-12** are target values and subject to further extensive characterization.

Table A-12 NVM Reliability Characteristics

Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	С	Data Retention at an average junction temperature of $T_{Javg} = 70^{\circ}C$	t <sub>NVMRET</sub>	15			Years
2	С	Flash number of Program/Erase cycles	n <sub>FLPE</sub>	1000	10,000		Cycles
3	С	EEPROM number of Program/Erase cycles (–40°C $\leq$ T <sub>J</sub> $\leq$ 0°C)	n <sub>EEPE</sub>	10,000			Cycles
4	С	EEPROM number of Program/Erase cycles (0°C < T <sub>J</sub> ≤ 140°C)	n <sub>EEPE</sub>	100,000			Cycles

# A.4 Voltage Regulator

The on-chip voltage regulator is intended to supply the internal logic and oscillator circuits. No external DC load is allowed.

**Table A-13 Voltage Regulator Recommended Load Capacitances** 

Rating	Symbol	Min	Тур	Max	Unit
Load Capacitance on VDD1, 2	C <sub>LVDD</sub>		220		nF
Load Capacitance on VDDPLL	C <sub>LVDDfcPLL</sub>		220		nF

# A.5 Reset, Oscillator and PLL

This section summarizes the electrical characteristics of the various startup scenarios for Oscillator and Phase-Locked-Loop (PLL).

### A.5.1 Startup

**Table A-14** summarizes several startup characteristics explained in this section. Detailed description of the startup behavior can be found in the Clock and Reset Generator (CRG) Block User Guide.

Conditions are shown in Table A-4 unless otherwise noted C **Symbol** Num Rating Min Typ Max Unit Т POR release level V 1  $V_{PORR}$ 2.07 2 POR assert level 0.97 V  $V_{PORA}$ **PW<sub>RSTL</sub>** 2 3 Reset input pulse width, minimum input time tosc 4 Startup from Reset 192 D  $n_{RST}$ 196  $n_{osc}$  $PW_{IRQ}$ 5 Interrupt pulse width, IRQ edge-sensitive mode 20 ns 6 14 D | Wait recovery startup time t<sub>WRS</sub>  $t_{cyc}$ 

Table A-14 Startup Characteristics

#### A.5.1.1 POR

The release level  $V_{PORR}$  and the assert level  $V_{PORA}$  are derived from the  $V_{DD}$  Supply. They are also valid if the device is powered externally. After releasing the POR reset the oscillator and the clock quality check are started. If after a time  $t_{CQOUT}$  no valid oscillation is detected, the MCU will start using the internal self clock. The fastest startup time possible is given by  $n_{uposc}$ .

#### A.5.1.2 SRAM Data Retention

Provided an appropriate external reset signal is applied to the MCU, preventing the CPU from executing code when VDD5 is out of specification limits, the SRAM contents integrity is guaranteed if after the reset the PORF bit in the CRG Flags Register has not been set.

#### A.5.1.3 External Reset

When external reset is asserted for a time greater than PW<sub>RSTL</sub> the CRG module generates an internal reset, and the CPU starts fetching the reset vector without doing a clock quality check, if there was an oscillation before reset.

### A.5.1.4 Stop Recovery

Out of STOP the controller can be woken up by an external interrupt. A clock quality check as after POR is performed before releasing the clocks to the system.

### A.5.1.5 Pseudo Stop and Wait Recovery

The recovery from Pseudo STOP and Wait are essentially the same since the oscillator was not stopped in both modes. The controller can be woken up by internal or external interrupts. After t<sub>wrs</sub> the CPU starts fetching the interrupt vector.

### A.5.2 Oscillator

The device features an internal Colpitts and Pierce oscillator. The selection of Colpitts oscillator or Pierce oscillator/external clock depends on the XCLKS signal which is sampled during reset. By asserting the  $\overline{\text{XCLKS}}$  input during reset this oscillator can be bypassed allowing the input of a square wave. Before asserting the oscillator to the internal system clocks the quality of the oscillation is checked for each start from either power-on, STOP or oscillator fail.  $t_{CQOUT}$  specifies the maximum time before switching to the internal self clock mode after POR or STOP if a proper oscillation is not detected. The quality check also determines the minimum oscillator start-up time  $t_{UPOSC}$ . The device also features a clock monitor. A Clock Monitor Failure is asserted if the frequency of the incoming clock signal is below the Assert Frequency  $f_{CMFA}$ .

Table A-15 Oscillator Characteristics

Condit	ions	s are shown in Table A-4 unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1a	С	Crystal oscillator range (Colpitts)	fosc	0.5		16	MHz
1b	С	Crystal oscillator range (Pierce) <sup>1</sup>	fosc	0.5		40	MHz
2	Р	Startup Current	iosc	100			μА
3	С	Oscillator start-up time (Colpitts)	t <sub>UPOSC</sub>		8 <sup>2</sup>	100 <sup>3</sup>	ms
4	D	Clock Quality check time-out	t <sub>CQOUT</sub>	0.45		2.5	S
5	Р	Clock Monitor Failure Assert Frequency	f <sub>CMFA</sub>	50	100	200	KHz
6	Р	External square wave input frequency <sup>4</sup>	f <sub>EXT</sub>	0.5		50	MHz
7	D	External square wave pulse width low	t <sub>EXTL</sub>	9.5			ns
8	D	External square wave pulse width high	t <sub>EXTH</sub>	9.5			ns
9	D	External square wave rise time	t <sub>EXTR</sub>			1	ns
10	D	External square wave fall time	t <sub>EXTF</sub>			1	ns
11	D	Input Capacitance (EXTAL, XTAL pins)	C <sub>IN</sub>		7		pF
12	С	DC Operating Bias in Colpitts Configuration on EXTAL Pin	V <sub>DCBIAS</sub>		1.1		V

#### NOTES:

- 1. Depending on the crystal a damping series resistor might be necessary
- 2.  $f_{OSC} = 4MHz$ , C = 22pF.
- 3. Maximum value is for extreme cases using high Q, low frequency crystals
- 4. XCLKS =0 during reset

(M) MOTOROLA

## A.5.3 Phase Locked Loop

The oscillator provides the reference clock for the PLL. The PLL's Voltage Controlled Oscillator (VCO) is also the system clock source in self clock mode.

### A.5.3.1 XFC Component Selection

This section describes the selection of the XFC components to achieve a good filter characteristics.




Figure A-2 Basic PLL functional diagram

The following procedure can be used to calculate the resistance and capacitance values using typical values for  $K_1$ ,  $f_1$  and  $i_{ch}$  from **Table A-16**.

The VCO Gain at the desired VCO output frequency is approximated by:

$$K_V = K_1 \cdot e^{\frac{(f_1 - f_{vco})}{K_1 \cdot 1V}}$$

The phase detector relationship is given by:

$$K_{\Phi} = -|i_{ch}| \cdot K_{V}$$

i<sub>ch</sub> is the current in tracking mode.

The loop bandwidth  $f_C$  should be chosen to fulfill the Gardner's stability criteria by <u>at least</u> a factor of 10, typical values are 50.  $\zeta = 0.9$  ensures a good transient response.

$$f_C < \frac{2 \cdot \zeta \cdot f_{ref}}{\pi \cdot \left(\zeta + \sqrt{1 + \zeta^2}\right)} \frac{1}{50} \rightarrow f_C < \frac{f_{ref}}{4 \cdot 50}; (\zeta = 0.9)$$

And finally the frequency relationship is defined as

$$n = \frac{f_{VCO}}{f_{ref}} = 2 \cdot (synr + 1)$$

With the above inputs the resistance can be calculated as:

$$R = \frac{2 \cdot \pi \cdot n \cdot f_C}{K_{\Phi}}$$

The capacitance  $C_s$  can now be calculated as:

$$C_s = \frac{2 \cdot \zeta^2}{\pi \cdot f_C \cdot R} \approx \frac{0.516}{f_C \cdot R}; (\zeta = 0.9)$$

The capacitance C<sub>p</sub> should be chosen in the range of:

$$C_s/20 \le C_p \le C_s/10$$

The stabilization delays shown in **Table A-16** are dependant on PLL operational settings and external component selection (e.g. crystal, XFC filter).

#### A.5.3.2 Jitter Information

The basic functionality of the PLL is shown in **Figure A-2**. With each transition of the clock  $f_{cmp}$ , the deviation from the reference clock  $f_{ref}$  is measured and input voltage to the VCO is adjusted accordingly. The adjustment is done continuously with no abrupt changes in the clock output frequency. Noise, voltage, temperature and other factors cause slight variations in the control loop resulting in a clock jitter. This jitter affects the real minimum and maximum clock periods as illustrated in **Figure A-3**.

(M) MOTOROLA




Figure A-3 Jitter Definitions

The relative deviation of  $t_{nom}$  is at its maximum for one clock period, and decreases towards zero for larger number of clock periods (N).

Defining the jitter as:

$$J(N) = \max \left( \left| 1 - \frac{t_{max}(N)}{N \cdot t_{nom}} \right|, \left| 1 - \frac{t_{min}(N)}{N \cdot t_{nom}} \right| \right)$$

For N < 100, the following equation is a good fit for the maximum jitter:

$$J(N) = \frac{j_1}{\sqrt{N}} + j_2$$




Figure A-4 Maximum bus clock jitter approximation

#### MC9S12DJ64 Device User Guide — V01.02

This is very important to notice with respect to timers, serial modules where a pre-scaler will eliminate the effect of the jitter to a large extent.

**Table A-16 PLL Characteristics** 

Condit	ions	s are shown in <b>Table A-4</b> unless otherwise noted					
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Self Clock Mode frequency	f <sub>SCM</sub>	1		5.5	MHz
2	D	VCO locking range	f <sub>VCO</sub>	8		50	MHz
3	D	Lock Detector transition from Acquisition to Tracking mode	$ \Delta_{trk} $	3		4	% <sup>1</sup>
4	D	Lock Detection	Δ <sub>Lock</sub>	0		1.5	% <sup>(1)</sup>
5	D	Un-Lock Detection	Δ <sub>unl</sub>	0.5		2.5	%(1)
6	D	Lock Detector transition from Tracking to Acquisition mode	Δ <sub>unt</sub>	6		8	% <sup>(1)</sup>
7	С	PLLON Total Stabilization delay (Auto Mode) <sup>2</sup>	t <sub>stab</sub>		0.5		ms
8	D	PLLON Acquisition mode stabilization delay (2)	t <sub>acq</sub>		0.3		ms
9	D	PLLON Tracking mode stabilization delay (2)	t <sub>al</sub>		0.2		ms
10	D	Fitting parameter VCO loop gain	K <sub>1</sub>		-120		MHz/V
11	D	Fitting parameter VCO loop frequency	f <sub>1</sub>		75		MHz
12	D	Charge pump current acquisition mode	l i <sub>ch</sub> l		38.5		μΑ
13	D	Charge pump current tracking mode	i <sub>ch</sub>		3.5		μА
14	С	Jitter fit parameter 1 <sup>(2)</sup>	j <sub>1</sub>			1.1	%
15	С	Jitter fit parameter 2 <sup>(2)</sup>	j <sub>2</sub>			0.13	%

#### NOTES:

<sup>1. %</sup> deviation from target frequency

<sup>2.</sup>  $f_{REF}$  = 4MHz,  $f_{BUS}$  = 25MHz equivalent  $f_{VCO}$  = 50MHz: REFDV = #\$03, SYNR = #\$018, Cs = 4.7nF, Cp = 470pF, Rs = 10K $\Omega$ .

# A.6 MSCAN


## Table A-17 MSCAN Wake-up Pulse Characteristics

Condit	Conditions are shown in <b>Table A-4</b> unless otherwise noted									
Num	С	Rating	Symbol	Min	Тур	Max	Unit			
1	Р	MSCAN Wake-up dominant pulse filtered	t <sub>WUP</sub>			2	μs			
2	Р	MSCAN Wake-up dominant pulse pass	t <sub>WUP</sub>	5			μs			

## A.7 SPI

## A.7.1 Master Mode


Figure A-5 and Figure A-6 illustrate the master mode timing. Timing values are shown in Table A-18.



<sup>1.</sup> If configured as output.

Figure A-5 SPI Master Timing (CPHA = 0)

<sup>2.</sup> LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



- 1. If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure A-6 SPI Master Timing (CPHA =1)

## Table A-18 SPI Master Mode Timing Characteristics<sup>1</sup>

Condit	ions	s are shown in <b>Table A-4</b> unless otherwise noted, $C_{LO}$	<sub>AD</sub> = 200pF o	n all outputs			
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Operating Frequency	f <sub>op</sub>	DC		1/4	f <sub>bus</sub>
1	Р	SCK Period t <sub>sck</sub> = 1./f <sub>op</sub>	t <sub>sck</sub>	4		2048	t <sub>bus</sub>
2	D	Enable Lead Time	t <sub>lead</sub>	1/2		_	t <sub>sck</sub>
3	D	Enable Lag Time	t <sub>lag</sub>	1/2			t <sub>sck</sub>
4	D	Clock (SCK) High or Low Time	t <sub>wsck</sub>	t <sub>bus</sub> – 30		1024 t <sub>bus</sub>	ns
5	D	Data Setup Time (Inputs)	t <sub>su</sub>	25			ns
6	D	Data Hold Time (Inputs)	t <sub>hi</sub>	0			ns
9	D	Data Valid (after SCK Edge)	t <sub>v</sub>			25	ns
10	D	Data Hold Time (Outputs)	t <sub>ho</sub>	0			ns
11	D	Rise Time Inputs and Outputs	t <sub>r</sub>			25	ns
12	D	Fall Time Inputs and Outputs	t <sub>f</sub>			25	ns

#### NOTES:

1. The numbers 7, 8 in the column labeled "Num" are missing. This has been done on purpose to be consistent between the Master and the Slave timing shown in **Table A-19**.

(M) MOTOROLA

### A.7.2 Slave Mode

Figure A-7 and Figure A-8 illustrate the slave mode timing. Timing values are shown in **Table A-19**.




Figure A-7 SPI Slave Timing (CPHA = 0)




Figure A-8 SPI Slave Timing (CPHA =1)

**Table A-19 SPI Slave Mode Timing Characteristics** 

Condit	ions	s are shown in <b>Table A-4</b> unless otherwise noted, CLO	AD = 200pF	on all outputs			
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Operating Frequency	f <sub>op</sub>	DC		1/4	f <sub>bus</sub>
1	Р	SCK Period t <sub>SCk</sub> = 1./f <sub>op</sub>	t <sub>sck</sub>	4		2048	t <sub>bus</sub>
2	D	Enable Lead Time	t <sub>lead</sub>	1			t <sub>cyc</sub>
3	D	Enable Lag Time	t <sub>lag</sub>	1			t <sub>cyc</sub>
4	D	Clock (SCK) High or Low Time	t <sub>wsck</sub>	t <sub>cyc</sub> - 30			ns
5	D	Data Setup Time (Inputs)	t <sub>su</sub>	25			ns
6	D	Data Hold Time (Inputs)	t <sub>hi</sub>	25			ns
7	D	Slave Access Time	t <sub>a</sub>			1	t <sub>cyc</sub>
8	D	Slave MISO Disable Time	t <sub>dis</sub>			1	t <sub>cyc</sub>
9	D	Data Valid (after SCK Edge)	t <sub>v</sub>			25	ns
10	D	Data Hold Time (Outputs)	t <sub>ho</sub>	0			ns
11	D	Rise Time Inputs and Outputs	t <sub>r</sub>			25	ns
12	D	Fall Time Inputs and Outputs	t <sub>f</sub>			25	ns

# A.8 External Bus Timing

A timing diagram of the external multiplexed-bus is illustrated in **Figure A-9** with the actual timing values shown on table **Table A-20**. All major bus signals are included in the diagram. While both a data write and data read cycle are shown, only one or the other would occur on a particular bus cycle.

## A.8.1 General Muxed Bus Timing

The expanded bus timings are highly dependent on the load conditions. The timing parameters shown assume a balanced load across all outputs.




Figure A-9 General External Bus Timing

# **Table A-20 Expanded Bus Timing Characteristics**

Condit	ions	s are shown in <b>Table A-4</b> unless otherwise noted, $C_{L}$	<sub>OAD</sub> = 50pF				
Num	С	Rating	Symbol	Min	Тур	Max	Unit
1	Р	Frequency of operation (E-clock)	f <sub>o</sub>	0		25.0	MHz
2	Р	Cycle time	t <sub>cyc</sub>	40			ns
3	D	Pulse width, E low	PW <sub>EL</sub>	19			ns
4	D	Pulse width, E high <sup>1</sup>	PW <sub>EH</sub>	19			ns
5	D	Address delay time	t <sub>AD</sub>			8	ns
6	D	Address valid time to E rise (PW <sub>EL</sub> – $t_{AD}$ )	t <sub>AV</sub>	11			ns
7	D	Muxed address hold time	t <sub>MAH</sub>	2			ns
8	D	Address hold to data valid	t <sub>AHDS</sub>	7			ns
9	D	Data hold to address	t <sub>DHA</sub>	2			ns
10	D	Read data setup time	t <sub>DSR</sub>	13			ns
11	D	Read data hold time	t <sub>DHR</sub>	0			ns
12	D	Write data delay time	t <sub>DDW</sub>			7	ns
13	D	Write data hold time	t <sub>DHW</sub>	2			ns
14	D	Write data setup time <sup>1</sup> (PW <sub>EH</sub> -t <sub>DDW</sub> )	t <sub>DSW</sub>	12			ns
15	D	Address access time <sup>1</sup> (t <sub>cyc</sub> -t <sub>AD</sub> -t <sub>DSR</sub> )	t <sub>ACCA</sub>	19			ns
16	D	E high access time <sup>1</sup> (PW <sub>EH</sub> <sup>-t</sup> <sub>DSR</sub> )	t <sub>ACCE</sub>	6			ns
17	D	Non-multiplexed address delay time	t <sub>NAD</sub>			6	ns
18	D	Non-muxed address valid to E rise (PW <sub>EL</sub> -t <sub>NAD</sub> )	t <sub>NAV</sub>	15			ns
19	D	Non-multiplexed address hold time	t <sub>NAH</sub>	2			ns
20	D	Chip select delay time	t <sub>CSD</sub>			16	ns
21	D	Chip select access time <sup>1</sup> (t <sub>cyc</sub> -t <sub>CSD</sub> -t <sub>DSR</sub> )	t <sub>ACCS</sub>	11			ns
22	D	Chip select hold time	t <sub>CSH</sub>	2			ns
23	D	Chip select negated time	t <sub>CSN</sub>	8			ns
24	D	Read/write delay time	t <sub>RWD</sub>			7	ns
25	D	Read/write valid time to E rise (PW <sub>EL</sub> -t <sub>RWD</sub> )	t <sub>RWV</sub>	14			ns
26	D	Read/write hold time	t <sub>RWH</sub>	2			ns
27	D	Low strobe delay time	t <sub>LSD</sub>			7	ns
28	D	Low strobe valid time to E rise (PW <sub>EL</sub> -t <sub>LSD</sub> )	t <sub>LSV</sub>	14			ns
29	D	Low strobe hold time	t <sub>LSH</sub>	2			ns
30	D	NOACC strobe delay time	t <sub>NOD</sub>			7	ns
31	D	NOACC valid time to E rise (PW <sub>EL</sub> -t <sub>NOD</sub> )	t <sub>NOV</sub>	14			ns

# **Table A-20 Expanded Bus Timing Characteristics**

Condit	Conditions are shown in <b>Table A-4</b> unless otherwise noted, C <sub>LOAD</sub> = 50pF									
Num	С	Rating	Symbol	Min	Тур	Max	Unit			
32	D	NOACC hold time	t <sub>NOH</sub>	2			ns			
33	D	IPIPO[1:0] delay time	t <sub>P0D</sub>	2		7	ns			
34	D	IPIPO[1:0] valid time to E rise (PW <sub>EL</sub> -t <sub>P0D</sub> )	t <sub>P0V</sub>	11			ns			
35	D	IPIPO[1:0] delay time <sup>1</sup> (PW <sub>EH</sub> -t <sub>P1V</sub> )	t <sub>P1D</sub>	2		25	ns			
36	D	IPIPO[1:0] valid time to E fall	t <sub>P1V</sub>	11			ns			

#### NOTES:

<sup>1.</sup> Affected by clock stretch: add N x  $t_{cyc}$  where N=0,1,2 or 3, depending on the number of clock stretches.

# **Appendix B Package Information**

# **B.1 General**

This section provides the physical dimensions of the MC9S12DJ64 packages.

## B.2 112-pin LQFP package




Figure B-1 112-pin LQFP mechanical dimensions (case no. 987)

# B.3 80-pin QFP package




Figure B-2 80-pin QFP Mechanical Dimensions (case no. 841B)

# **User Guide End Sheet**

# FINAL PAGE OF 102 PAGES