

## 256K/128K SERIAL I<sup>2</sup>C BUS EEPROM

PRELIMINARY DATA

- COMPATIBLE with I<sup>2</sup>C EXTENDED ADDRESSING
- TWO WIRE I<sup>2</sup>C SERIAL INTERFACE, SUPPORTS 400kHz PROTOCOL
- 100,000 ERASE/WRITE CYCLES
- 40 YEARS DATA RETENTION
- SINGLE SUPPLY VOLTAGE
  - 4.5V to 5.5V for M24256 and M24128
  - 2.5V to 5.5V for M24256-W and M24128-W
  - 1.8V to 3.6V for M24256-R and M24128-R
- HARDWARE WRITE CONTROL
- BYTE and PAGE WRITE (up to 64 BYTES)
- BYTE, RANDOM and SEQUENTIAL READ MODES
- SELF TIMED PROGRAMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- ENHANCED ESD/LATCH-UP PERFORMANCES





Figure 1. Logic Diagram



### DESCRIPTION

The M24256 and the M24128 are a 256K bit and a 128K bit electrically erasable programmable memories (EEPROM), organized as 32,768 x 8 and as 16,384 x 8 bits respectively. The "-W" versions operate with a power supply value as low as 2.5V and the "-R" versions operated down to 1.8V. Plastic Dual-in-Line, Plastic Small Outline and Thin Shrink Small Outline packages are available.

Table 1. Signal Names

SDA	Serial Data Address Input/Output
SCL	Serial Clock
WC	Write Control
V <sub>CC</sub>	Supply Voltage
V <sub>SS</sub>	Ground

**Table 2. Absolute Maximum Ratings <sup>(1)</sup>**

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature <sup>(2)</sup>	-40 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
T <sub>LEAD</sub>	Lead Temperature, Soldering (SO8) 40 sec (PSDIP8) 10 sec	215 260	°C
V <sub>IO</sub>	Input or Output Voltages	-0.6 to 6.5	V
V <sub>CC</sub>	Supply Voltage	-0.3 to 6.5	V
V <sub>ESD</sub>	Electrostatic Discharge Voltage (Human Body model) <sup>(3)</sup>	4000	V
	Electrostatic Discharge Voltage (Machine model) <sup>(4)</sup>	200	V


**Notes:** 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

2. Depends on range.

3. 100pF through 1500Ω; MIL-STD-883C, 3015.7


4. 200pF through 0Ω; EIAJ IC-121 (condition C)

**Figure 2A. DIP Pin Connections**




**Warning:** NC = Not Connected

**Figure 2B. SO Pin Connections**



**Warning:** NC = Not Connected

**Figure 2C. TSSOP Pin Connections**



**Warning:** NC = Not Connected

**DESCRIPTION (cont'd)**

Each memory is compatible with the I<sup>2</sup>C extended memory standard, two wire serial interface which uses a bi-directional data bus and serial clock. The memory carries a built-in 4 bit, unique device identification code (1010) corresponding to the I<sup>2</sup>C bus definition. The memory behaves as a slave device in the I<sup>2</sup>C protocol with all memory operations synchronized by the serial clock. Read and write operations are initiated by a START condition generated by the bus master. The START condition is followed by a stream of 4 bits (identification code 1010), then 3 bits (at 000) to form a 7 bit Device Select, plus one read/write bit (RW) and terminated by an acknowledge bit.

**Table 3. Device Select Code**

Bit	Device Code				Chip Enable			R $\overline{W}$
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select	1	0	1	0	0	0	0	R $\overline{W}$

Note: The MSB b7 is sent first.

**Table 4. Operating Modes**

Mode	R $\overline{W}$ bit	$\overline{WC}$	Data Bytes	Initial Sequence
Current Address Read	'1'	X	1	START, Device Select, R $\overline{W}$ = '1'
Random Address Read	'0'	X	1	START, Device Select, R $\overline{W}$ = '0', Address,
	'1'	X		reSTART, Device Select, R $\overline{W}$ = '1'
Sequential Read	'1'	X	$\geq 1$	As CURRENT or RANDOM Mode
Byte Write	'0'	V <sub>IL</sub>	1	START, Device Select, R $\overline{W}$ = '0'
Page Write	'0'	V <sub>IL</sub>	$\leq 64$	START, Device Select, R $\overline{W}$ = '0'

Note: 1. X = V<sub>IH</sub> or V<sub>IL</sub>.

When writing data to the memory, it responds to the 8 bits received by asserting an acknowledge bit during the 9th bit time. When data is read by the bus master, it acknowledges the receipt of the data bytes in the same way. Data transfers are terminated with a STOP condition.

**Power On Reset: V<sub>CC</sub> lock out write protect.** In order to prevent data corruption and inadvertent write operations during power up, a Power On Reset (POR) circuit is implemented. Until the V<sub>CC</sub> voltage has reached the POR threshold value, the internal reset is active, all operations are disabled and the device will not respond to any command. In the same way, when V<sub>CC</sub> drops down from the operating voltage to below the POR threshold value, all operations are disabled and the device will not respond to any command. A stable V<sub>CC</sub> must be applied before applying any logic signal.

## SIGNAL DESCRIPTIONS

**Serial Clock (SCL).** The SCL input pin is used to synchronize all data in and out of the memory. A resistor can be connected from the SCL line to V<sub>CC</sub> to act as a pull up (see Figure 3).

**Serial Data (SDA).** The SDA pin is bi-directional and is used to transfer data in or out of the memory. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A resistor must be connected from the SDA bus line to V<sub>CC</sub> to act as pull up (see Figure 3).

**Write Control ( $\overline{WC}$ ).** The Write Control feature  $\overline{WC}$  is useful to protect the contents of the memory from any erroneous erase/write cycle. The Write Control signal is used to enable ( $\overline{WC}=V_{IH}$ ) or disable ( $\overline{WC}=V_{IL}$ ) the internal write protection. When the  $\overline{WC}$  pin is unconnected, the  $\overline{WC}$  input is internally read as V<sub>IL</sub> (see Table 5).

When  $\overline{WC}=1$ , Device Select and Address bytes are acknowledged, Data bytes are not acknowledged.


Refer to Application Note AN404 for more detailed information about Write Control feature.

## DEVICE OPERATION

### I<sup>2</sup>C Bus Background

The memory supports the extended addressing I<sup>2</sup>C protocol. This protocol defines any device that sends data onto the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master will always initiate a data transfer and will provide the serial clock for synchronisation. The memory is always a slave device in all communications.

**Start Condition.** START is identified by a high to low transition of the SDA line while the clock SCL is stable in the high state. A START condition must precede any command for data transfer. Except during a programming cycle, the memory continuously monitors the SDA and SCL signals for a START condition and will not respond unless one is given.

Figure 3. Maximum  $R_L$  Value versus Bus Capacitance ( $C_{BUS}$ ) for an I<sup>2</sup>C Bus

**Stop Condition.** STOP is identified by a low to high transition of the SDA line while the clock SCL is stable in the high state. A STOP condition terminates communication between the memory and the bus master. A STOP condition at the end of a Read command forces the standby state. A STOP condition at the end of a Write command triggers the internal EEPROM write cycle.

**Acknowledge Bit (ACK).** An acknowledge signal is used to indicate a successful data transfer. The bus transmitter, either master or slave, will release the SDA bus after sending 8 bits of data. During the 9th clock pulse the receiver pulls the SDA bus low to acknowledge the receipt of the 8 bits of data.

**Data Input.** During data input the memory samples the SDA bus signal on the rising edge of the clock SCL. For correct device operation, the SDA signal must be stable during the clock low to high transition and the data must change ONLY when the SCL line is low.

**Device Selection.** To start communication between the bus master and the slave memory, the master must initiate a START condition. The 8 bits sent after a START condition are made up of a device select of 4 bits that identifies the device type, then 3 bits (at 000) and one bit for a READ ( $RW=1$ )

or WRITE ( $RW=0$ ) operation. There are two modes both for read and write. These are summarized in Table 4 and described hereafter. A communication between the master and the slave is ended with a STOP condition.

**Memory Addressing.** A data byte in the memory is addressed through 2 bytes of address information. The Most Significant Byte is sent first and the Least significant Byte is sent after. Bits b15 to b0 form the address of any byte of the memory. Bit b15 is don't care on the M24256 series. Bits b15 and b14 are don't care on the M24128 series.

#### Most Significant Byte

b15	b14	b13	b12	b11	b10	b9	b8
-----	-----	-----	-----	-----	-----	----	----

b15 is don't care on M24256 series.

b15 and b14 are don't care on M24128 series.

#### Least Significant Byte

b7	b6	b5	b4	b3	b2	b1	b0
----	----	----	----	----	----	----	----

**Table 5. Input Parameters** <sup>(1)</sup> ( $T_A = 25\text{ }^\circ\text{C}$ ,  $f = 400\text{ kHz}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
$C_{IN}$	Input Capacitance (SDA)			8	pF
$C_{IN}$	Input Capacitance (other pins)			6	pF
$Z_{WCL}$	$\overline{WC}$ Input Impedance	$V_{IN} \leq 0.3 V_{CC}$	5	20	k $\Omega$
$Z_{WCH}$	$\overline{WC}$ Input Impedance	$V_{IN} \geq 0.7 V_{CC}$	500		k $\Omega$
$t_{LP}$	Low-pass filter input time constant (SDA and SCL)			100	ns

Note: 1. Sampled only, not 100% tested.

**Table 6. DC Characteristics**

( $T_A = 0$  to  $70\text{ }^\circ\text{C}$  or  $-40$  to  $85\text{ }^\circ\text{C}$ ;  $V_{CC} = 4.5\text{V}$  to  $5.5\text{V}$  or  $2.5\text{V}$  to  $5.5\text{V}$ )

( $T_A = 0$  to  $70\text{ }^\circ\text{C}$  or  $-20$  to  $85\text{ }^\circ\text{C}$ ;  $V_{CC} = 1.8\text{V}$  to  $3.6\text{V}$ )

Symbol	Parameter	Test Condition	Min	Max	Unit
$I_{LI}$	Input Leakage Current (SCL, SDA)	$0V \leq V_{IN} \leq V_{CC}$		$\pm 2$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$ SDA in Hi-Z		$\pm 2$	$\mu\text{A}$
$I_{CC}$	Supply Current	$V_{CC} = 5V$ , $f_C = 400\text{kHz}$ (Rise/Fall time < 30ns)		2	mA
	Supply Current (-W series)	$V_{CC} = 2.5V$ , $f_C = 400\text{kHz}$ (Rise/Fall time < 30ns)		1	mA
	Supply Current (-R series)	$V_{CC} = 1.8V$ , $f_C = 100\text{kHz}$ (Rise/Fall time < 30ns)		0.5	mA
$I_{CC1}$	Supply Current, Standby	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 5V$		10	$\mu\text{A}$
	Supply Current, Standby (-W series)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 2.5V$		2	$\mu\text{A}$
	Supply Current, Standby (-R series)	$V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.8V$		1	$\mu\text{A}$
$V_L$	Input Low Voltage (SCL, SDA)		-0.3	$0.3 V_{CC}$	V
$V_{IH}$	Input High Voltage (SCL, SDA)		$0.7 V_{CC}$	$V_{CC} + 1$	V
$V_L$	Input Low Voltage ( $\overline{WC}$ )		-0.3	0.5	V
$V_{IH}$	Input High Voltage ( $\overline{WC}$ )		$V_{CC} - 0.5$	$V_{CC} + 1$	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 3\text{mA}$ , $V_{CC} = 5V$		0.4	V
	Output Low Voltage (-W series)	$I_{OL} = 2.1\text{mA}$ , $V_{CC} = 2.5V$		0.4	V
	Output Low Voltage (-R series)	$I_{OL} = 0.15\text{mA}$ , $V_{CC} = 1.8V$		0.2	V

Table 7. AC Characteristics


Symbol	Alt	Parameter	M24256 / M24128						Unit
			$V_{CC} = 4.5V \text{ to } 5.5V$ $T_A = 0 \text{ to } 70^\circ C$ $T_A = -40 \text{ to } 85^\circ C$		$V_{CC} = 2.5V \text{ to } 5.5V$ $T_A = 0 \text{ to } 70^\circ C$ $T_A = -40 \text{ to } 85^\circ C$		$V_{CC} = 1.8V \text{ to } 3.6V$ $T_A = 0 \text{ to } 70^\circ C$ $T_A = -20 \text{ to } 85^\circ C$		
			Min	Max	Min	Max	Min	Max	
$t_{CH1CH2}$	$t_R$	Clock Rise Time		300		300		1000	ns
$t_{CL1CL2}$	$t_F$	Clock Fall Time		300		300		300	ns
$t_{DH1DH2}^{(1)}$	$t_R$	SDA Rise Time	20	300	20	300	20	1000	ns
$t_{DL1DL2}^{(1)}$	$t_F$	SDA Fall Time	20	300	20	300	20	300	ns
$t_{CHDX}^{(2)}$	$t_{SU:STA}$	Clock High to Input Transition	600		600		4700		ns
$t_{CHCL}$	$t_{HIGH}$	Clock Pulse Width High	600		600		4000		ns
$t_{DLCL}$	$t_{HD:STA}$	Input Low to Clock Low (START)	600		600		4000		ns
$t_{CLDX}$	$t_{HD:DAT}$	Clock Low to Input Transition	0		0		0		$\mu s$
$t_{CLCH}$	$t_{LOW}$	Clock Pulse Width Low	1300		1300		4700		ns
$t_{DXCX}$	$t_{SU:DAT}$	Input Transition to Clock Transition	100		100		250		ns
$t_{CHDH}$	$t_{SU:STO}$	Clock High to Input High (STOP)	600		600		4000		ns
$t_{DHDL}$	$t_{BUF}$	Input High to Input Low (Bus Free)	1300		1300		4700		ns
$t_{CLQV}^{(3)}$	$t_{AA}$	Clock Low to Next Data Out Valid	200	900	200	900	200	3500	ns
$t_{CLQX}$	$t_{DH}$	Data Out Hold Time	200		200		200		ns
$f_C$	$f_{SCL}$	Clock Frequency		400		400		100	kHz
$t_W$	$t_{WR}$	Write Time		10		10		10	ms

Notes: 1. Sampled only, not 100% tested.  
 2. For a reSTART condition, or following a write cycle.  
 3. The minimum value delays the falling/rising edge of SDA away from SCL = 1 in order to avoid unwanted START and/or STOP condition.

Table 8. AC Measurement Conditions

Input Rise and Fall Times	$\leq 50ns$
Input Pulse Voltages	$0.2V_{CC}$ to $0.8V_{CC}$
Input and Output Timing Ref. Voltages	$0.3V_{CC}$ to $0.7V_{CC}$

Figure 4. AC Testing Input Output Waveforms



Write Operations

Following a START condition the master sends a Device Select code with the RW bit set to '0'. The memory acknowledges this and waits for 2 bytes of address. These 2 address bytes (8 bits each) provide access to any of the memory locations. Writing in the memory may be inhibited if input pin WC is taken high.

Any write command with WC=1 (during a period of time from the START condition until the end of the 2 bytes address) will not modify data and will NOT be acknowledged on data bytes, as in Figure 9.

**Byte Write.** In the Byte Write mode the master sends one data byte, which is acknowledged by the memory. The master then terminates the transfer by generating a STOP condition.

Figure 5. AC Waveforms





Figure 6. I<sup>2</sup>C Bus Protocol

**Page Write.** The Page Write mode allows up to 64 bytes to be written in a single write cycle, provided that they are all located in the same row of 64 bytes in the memory, that is the same address bits (b14-b6 for the M24256 and b13-b6 for the M24128).

The master sends from one up to 64 bytes of data, which are each acknowledged by the memory. After each byte is transferred, the internal byte address counter (6 Least Significant Bits only) is incremented. The transfer is terminated by the master generating a STOP condition. Care must be taken to avoid address counter 'roll-over' which could result in data being overwritten. Note that, for any write mode, the generation by the master of the STOP condition starts the internal memory pro-

gram cycle. This STOP condition will trigger an internal memory program cycle only if the STOP condition is internally decoded right after the ACK bit; any STOP condition decoded out of this "10th bit" time slot will not trigger the internal programming cycle. All inputs are disabled until the completion of this cycle and the memory will not respond to any request.

**Minimizing System Delays by Polling On ACK.**

During the internal Write cycle, the memory disables itself from the bus in order to copy the data from the internal latches to the memory cells. The maximum value of the Write time ( $t_w$ ) is given in the Table 8, this timing value may be reduced by an ACK polling sequence issued by the master.



The sequence is:

- Initial condition: a Write is in progress (see Figure 7).
  - Step 1: the master issues a START condition followed by a Device Select byte (1st byte of the new instruction).
  - Step 2: if the memory is internally writing, NoACK will be returned. The master goes back to Step 1. If the memory has terminated the internal writing, it will issue an ACK.
- The memory is ready to receive the second part of the instruction (the first byte of this instruction was already sent during Step 1).

**Read Operations**

On delivery, the memory contents is set at all "1's" (or FFh).

**Current Address Read.** The memory has an internal byte address counter. Each time a byte is read, this counter is incremented. For the Current Address Read mode, following a START condition, the master sends a Device Select with the RW bit set to '1'. The memory acknowledges this and outputs the byte addressed by the internal address counter. This counter is then incremented. The master does NOT acknowledge the byte output, but terminates the transfer with a STOP condition.

**Figure 7. Write Cycle Polling using ACK**





Figure 8. Write Modes Sequence with Write Control = 0



**Random Address Read.** A dummy write is performed to load the address into the address counter, see Figure 10. This is followed by another START condition from the master and the byte address repeated with the  $\overline{RW}$  bit set to '1'. The memory acknowledges this and outputs the byte addressed. The master has to NOT acknowledge the byte output, but terminates the transfer with a STOP condition.

**Sequential Read.** This mode can be initiated with either a Current Address Read or a Random Address Read. However, in this case the master DOES acknowledge the data byte output and the memory continues to output the next byte in sequence. To terminate the stream of bytes, the

master must NOT acknowledge the last byte output, but MUST generate a STOP condition. The output data is from consecutive byte addresses, with the internal byte address counter automatically incremented after each byte output. After a count of the last memory address, the address counter will 'roll-over' and the memory will continue to output data.

**Acknowledge in Read Mode.** In all read modes the memory waits for an acknowledge during the 9th bit time. If the master does not pull the SDA line low during this time, the memory terminates the data transfer and switches to a standby state.

Figure 9. Write Modes Sequence with Write Control = 1






Figure 10. Read Mode Sequences



Note: \* The 7 Most Significant bits of DEV SEL bytes of a Random Read (1st byte and 4th byte) must be identical.

## ORDERING INFORMATION SCHEME



- Notes:**
1. SO8, 150mil Width, package is available for M24128 series only.
  2. TSSOP14, 169mil Width, package is available for M24128 series only. Contact marketing for availability.
  3. Produced with High Reliability Certified Flow (HRCF), in VCC range 4.5V to 5.5V at 100kHz only.
  4. -R version (1.8V to 3.6V) are only available in temperature ranges 5 or 1.


Devices are shipped from the factory with the memory content set at all "1's" (FFh).

For a list of available options (Operating Voltage, Package, etc...) or for further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

**PSDIP8 - 8 pin Plastic Skinny DIP, 0.25mm lead frame**

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		3.90	5.90		0.154	0.232
A1		0.49	–		0.019	–
A2		3.30	5.30		0.130	0.209
B		0.36	0.56		0.014	0.022
B1		1.15	1.65		0.045	0.065
C		0.20	0.36		0.008	0.014
D		9.20	9.90		0.362	0.390
E	7.62	–	–	0.300	–	–
E1		6.00	6.70		0.236	0.264
e1	2.54	–	–	0.100	–	–
eA		7.80	–		0.307	–
eB			10.00			0.394
L		3.00	3.80		0.118	0.150
N		8			8	

PSDIP8




PSDIP-a

Drawing is not o scale.

**SO8 - 8 lead Plastic Small Outline, 150 mils body width**

Symb	mm			inches			
	Typ	Min	Max	Typ	Min	Max	
A		1.35	1.75		0.053	0.069	
A1		0.10	0.25		0.004	0.010	
B		0.33	0.51		0.013	0.020	
C		0.19	0.25		0.007	0.010	
D		4.80	5.00		0.189	0.197	
E		3.80	4.00		0.150	0.157	
e	1.27	–	–	0.050	–	–	
H		5.80	6.20		0.228	0.244	
h		0.25	0.50		0.010	0.020	
L		0.40	0.90		0.016	0.035	
$\alpha$		0	8		0	8	
N		8			8		
CP			0.10			0.004	

SO8a




Drawing is not to scale.

**SO8 - 8 lead Plastic Small Outline, 200 mils body width**

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			2.03			0.080
A1		0.10	0.25		0.004	0.010
A2			1.78			0.070
B		0.35	0.45		0.014	0.018
C	0.20	–	–	0.008	–	–
D		5.15	5.35		0.203	0.211
E		5.20	5.40		0.205	0.213
e	1.27	–	–	0.050	–	–
H		7.70	8.10		0.303	0.319
L		0.50	0.80		0.020	0.031
$\alpha$		0°	10°		0°	10°
N	8			8		
CP			0.10			0.004

SO8b




Drawing is not to scale.



### TSSOP14 - 14 lead Thin Shrink Small Outline

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.10			0.043
A1		0.05	0.15		0.002	0.006
A2		0.85	0.95		0.033	0.037
B		0.19	0.30		0.007	0.012
C		0.09	0.20		0.004	0.008
D		4.90	5.10		0.193	0.197
E		4.30	4.50		0.169	0.177
e	0.65	–	–	0.026	–	–
H		6.25	6.50		0.246	0.256
L		0.50	0.70		0.020	0.028
$\alpha$		0°	8°		0°	8°
N	14			14		
CP			0.08			0.003

TSSOP14



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1998 SGS-THOMSON Microelectronics - All Rights Reserved

Purchase of I<sup>2</sup>C Components by SGS-THOMSON Microelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system, is granted provided that the system conforms to the I<sup>2</sup>C Standard Specifications as defined by Philips.

SGS-THOMSON Microelectronics GROUP OF COMPANIES  
Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -  
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.