Notice: This is not a final specification. Some parametric limits are subject to change

4194304-BIT (1048576-WORD BY 4-BIT) CMOS STATIC RAM

DESCRIPTION

The M5M54R04AJ is a family of 1048576-word by 4-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high speed application.

These devices operate on a single 3.3V supply, and are directly TTL compatible. They include a power down feature as well.

FEATURES

•Fast access time M5M54R04AJ-10 ... 10ns(max) M5M54R04AJ-12 ... 12ns(max)

•Single +3.3V power supply

•Fully static operation : No clocks, No refresh


•Common data I/O

•Easy memory expansion by S

•Three-state outputs : OR-tie capability

•OE prevents data contention in the I/O bus

•Directly TTL compatible : All inputs and outputs




PACKAGE

M5M54R04AJ : 32pin 400mil SOJ

APPLICATION

High-speed memory units





4194304-BIT (1048576-WORD BY 4-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the M5M54R04AJ is determined by a combination of the device control inputs S, W and OE. Each mode is summarized in the function table.

A write cycle is executed whenever the low level $\overline{\mathbb{W}}$ overlaps with the low level $\overline{\mathbb{S}}$. The address must be set-up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of \overline{W} or \overline{S} , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input \overline{OE} directly controls the output stage. Setting the \overline{OE} at a high level, the output stage is in a high impedance state, and the data bus

contention problem in the write cycle is eliminated.

A read cycle is excuted by setting $\overline{\mathbb{W}}$ at a high level and $\overline{\mathbb{OE}}$ at a low level while $\overline{\mathbb{S}}$ are in an active state $\overline{\mathbb{S}}$ =L).

When setting \overline{S} at high level, the chip is in a non-selectable mode in which both reading and writing are disable. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by \overline{S} .

Signal- \overline{S} controls the power-down feature. When \overline{S} goes high, power dissapation is reduced extremely. The access time from \overline{S} is equivalent to the address access time.

FUNCTION TABLE

S	\overline{W}	ŌE	Mode	DQ	Icc	
Н	Х	Х	Non selection	High-impedance	Stand by	
L	L	Х	Write	Din	Active	
L	Н	L	Read	Dout	Active	
L	Н	Н		High-impedance	Active	

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage		- 2.0*~ 4.6	V
Vı	Input voltage	With respect to GND	- 2.0*~ VCC+0.5	V
Vo	Output voltage		- 2.0*~ VCC	V
Pd	Power dissipation	Ta=25°C	1000	mW
Topr	Operating temperature		0 ~ 70	°C
Tstg(bias)	Storage temperature(bias)		- 10 ~ 85	°C
T _{stg}	Storage temperature		- 65 ~ 150	°C

^{*} Pulse width_3ns, In case of DC: - 0.5V

DC ELECTRICAL CHARACTERISTICS (Ta=0 ~ 70°C, Vcc=3.3V ±0.3V, unless otherwise noted)

Symbol	Parameter	Condition						
Symbol	Farameter	Condition			Min	Тур	Max	Unit
V _{IH}	High-level input voltage				2.0		Vcc+0.3	V
V_{IL}	Low-level input voltage						0.8	V
Vон	High-level output voltage	I _{OH} = - 4mA			2.4			V
Vol	Low-level output voltage	IoL = 8mA					0.4	V
H	Input current	VI= 0 ~ Vcc					2	uA
I _{OZ}	Output current in off-state	$V_{I/\overline{S}}=V_{IH}$ $V_{I/O}=0 \sim V_{CC}$					2	uA
		VI(S)=VIL		10ns cycle			220	
1	Active supply current	other inpus=3V or 0V Output-open(duty 100%) address skew = 0ns	AC	12ns cycle			200	mA
I _{CC1}				15ns cycle			180	
			DC				90	
		VI(S)=VIH other inpus=3V or 0V	AC	10ns cycle			120	
Lane	Stand by current			12ns cycle			110	mA
I _{CC2}		Output-open(duty 100%)		15ns cycle			90	111/
		address skew = 0ns	DC				40	
I _{CC3}	Stand by current (MOS level)	$V_{1}(\overline{S})=V_{CC}_{0.2}V$ other inputs $V_{1}_{0.2}V$ or $V_{1}_{0.2}V_{0.2}V$					10	mA

Note 1: Direction for current flowing into an IC is positive (no mark).



CAPACITANCE (Ta=0~70°C, Vcc=3.3V±0.3V, unless otherwise noted)

0	Danamatan	Total Constitions	Limit			Unit
Symbol	Parameter	Test Condition	Min	Тур	Max	Offic
Cı	Input capacitance	V _I =GND, V _I =25mVrms,f=1MHz			7	pF
Co	Output capacitance	V _O =GND, V _O =25mVrms,f=1MHz			8	pF

Note 2: CI,Co are periodically sampled and are not 100% tested.

AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V±0.3V,unless otherwise noted)

(1)MEASUREMENT CONDITION

Input pulse levels	VIH=3.0V, VIL=0.0V
Input rise and fall time	3ns
Input timing reference levels	VIH=1.5V, VIL=1.5V
Output timing reference levels	VOH =1.5V, VOL=1.5V
Output loads	Fig.1,Fig.2




Fig.1 Output load




Fig.2 Output load for ten, t dis

MITSUBISHI LSIS M5M54R04AJ-10,-12

4194304-BIT (1048576-WORD BY 4-BIT) CMOS STATIC RAM

(2)READ CYCLE

	Parameter	Limits				
Symbol		M5M54R04AJ-10		M5M54R	Unit	
		Min	Max	Min	Max	
t CR	Read cycle time	10		12		ns
ta(A)	Address access time		10		12	ns
ta(s)	Chip select access time		10		12	ns
ta(OE)	Output enable access time		5		6	ns
tdis(s)	Output disable time after S high	0	5	0	6	ns
tdis(OE)	Output disable time after OE high	0	5	0	6	ns
ten(s)	Output enable time after \overline{S} low	2		3		ns
ten(OE)	Output enable time after OE low	0		0		ns
tv(A)	Data valid time after address change	2		3		ns
tPU	Power-up time after chip selection	0		0		ns
tPD	Power-down time after chip selection		10		12	ns

(3)WRITE CYCLE

Symbol	Parameter		Limits					
		M5M54I	M5M54R04AJ-10		M5M54R04AJ-12			
		Min	Max	Min	Max			
t _{CW}	Write cycle time	10		12		ns		
tw(W)	Write pulse width (OE low)	10		12		ns		
tw(W)	Write pulse width(OE high)	8		10		ns		
tsu(A)1	Address setup time(W)	0		0		ns		
tsu(A)2	Address setup time(S)	0		0		ns		
tsu(S)	Chip select setup time	8		10		ns		
tsu(D)	Data setup time	6		6		ns		
th(D)	Data hold time	0		0		ns		
trec(W)	Write recovery time	1		1		ns		
tdis(W)	Output disable time after W low	0	5	0	6	ns		
tdis(OE)	Output disable time after OE high	0	5	0	6	ns		
ten(W)	Output enable time after W high	0		0		ns		
ten(OE)	Output enable time after OE low	0		0		ns		
tsu(A-WH)	Address to W High	8		10		ns		




(4)TIMING DIAGRAMS

Read cycle 1 t cr VIH A_{0~19} VIL ta(A) tv(A) < tv(A) VOH DQ1~4 PREVIOUS DATA VALID UNKNOWN DATA VALID VOL $\overline{W}=H$ S=L


Read cycle 2 (Note 3)

OE=L



Note 3. Addresses valid prior to or coincident with \overline{S} transition low.


^{4.} Transition is measured ±500mv from steady state voltage with specified loading in Figure 2.




Note 5. Addresses and \overline{S} valid prior to \overline{OE} transition low by (ta(A)-ta(OE)), (ta(S)-ta(OE))



Write cycle (W control mode)



Write cycle(S control)



Note 6: Hatching indicates the state is don't care.

- 7: When the falling edge of \overline{W} is simultaneous or prior to the falling edge of \overline{S} , the output is maintained in the high impedance.
- 8: ten,tdis are periodically sampled and are not 100% tested.



Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

