

Notice: This is not a final specification.  
Some parametric limits are subject to change


**4194304-BIT (1048576-WORD BY 4-BIT) CMOS STATIC RAM**
**DESCRIPTION**

The M5M54R04AJ is a family of 1048576-word by 4-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high speed application.

These devices operate on a single 3.3V supply, and are directly TTL compatible. They include a power down feature as well.

**FEATURES**


- Fast access time M5M54R04AJ-10 ... 10ns(max)  
M5M54R04AJ-12 ... 12ns(max)
- Single +3.3V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by  $\bar{S}$
- Three-state outputs : OR-tie capability
- OE prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs

**PIN CONFIGURATION (TOP VIEW)**

**APPLICATION**

High-speed memory units

**PACKAGE**

M5M54R04AJ : 32pin 400mil SOJ

**BLOCK DIAGRAM**


## FUNCTION

The operation mode of the M5M54R04AJ is determined by a combination of the device control inputs  $\bar{S}$ ,  $\bar{W}$  and  $\bar{OE}$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $\bar{W}$  overlaps with the low level  $\bar{S}$ . The address must be set-up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of  $\bar{W}$  or  $\bar{S}$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\bar{OE}$  directly controls the output stage. Setting the  $\bar{OE}$  at a high level, the output stage is in a high impedance state, and the data bus

contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\bar{W}$  at a high level and  $\bar{OE}$  at a low level while  $\bar{S}$  are in an active state ( $\bar{S}=L$ ).

When setting  $\bar{S}$  at high level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\bar{S}$ .

Signal  $\bar{S}$  controls the power-down feature. When  $\bar{S}$  goes high, power dissipation is reduced extremely. The access time from  $\bar{S}$  is equivalent to the address access time.

## FUNCTION TABLE

$\bar{S}$	$\bar{W}$	$\bar{OE}$	Mode	DQ	Icc
H	X	X	Non selection	High-impedance	Stand by
L	L	X	Write	Din	Active
L	H	L	Read	Dout	Active
L	H	H		High-impedance	Active

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>cc</sub>	Supply voltage	With respect to GND	- 2.0* ~ 4.6	V
V <sub>I</sub>	Input voltage		- 2.0* ~ V <sub>CC</sub> +0.5	V
V <sub>O</sub>	Output voltage		- 2.0* ~ V <sub>CC</sub>	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> =25°C	1000	mW
T <sub>opr</sub>	Operating temperature		0 ~ 70	°C
T <sub>stg(bias)</sub>	Storage temperature(bias)		- 10 ~ 85	°C
T <sub>stg</sub>	Storage temperature		- 65 ~ 150	°C

\* Pulse width\_3ns, In case of DC: - 0.5V

## DC ELECTRICAL CHARACTERISTICS (T<sub>a</sub>=0 ~ 70°C, V<sub>cc</sub>=3.3V ±0.3V, unless otherwise noted)

Symbol	Parameter	Condition	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.0		V <sub>cc</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = - 4mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 8mA			0.4	V
I <sub>I</sub>	Input current	V <sub>I</sub> = 0 ~ V <sub>cc</sub>			2	uA
I <sub>OZ</sub>	Output current in off-state	V <sub>I</sub> ( $\bar{S}$ )=V <sub>IH</sub> V <sub>I/O</sub> = 0 ~ V <sub>cc</sub>			2	uA
I <sub>cc1</sub>	Active supply current	V <sub>I</sub> ( $\bar{S}$ )=V <sub>IL</sub> other inputs=3V or 0V Output-open(duty 100%) address skew = 0ns	AC	10ns cycle	220	mA
				12ns cycle	200	
				15ns cycle	180	
			DC		90	
I <sub>cc2</sub>	Stand by current	V <sub>I</sub> ( $\bar{S}$ )=V <sub>IH</sub> other inputs=3V or 0V Output-open(duty 100%) address skew = 0ns	AC	10ns cycle	120	mA
				12ns cycle	110	
				15ns cycle	90	
			DC		40	
I <sub>cc3</sub>	Stand by current (MOS level)	V <sub>I</sub> ( $\bar{S}$ )=V <sub>cc</sub> _0.2V other inputs V <sub>I</sub> 0.2V or V <sub>I</sub> _ V <sub>cc</sub> - 0.2V			10	mA

Note 1: Direction for current flowing into an IC is positive (no mark).

**CAPACITANCE** ( $T_a=0\sim70^\circ\text{C}$ ,  $V_{cc}=3.3\text{V}\pm0.3\text{V}$ , unless otherwise noted)

Symbol	Parameter	Test Condition	Limit			Unit
			Min	Typ	Max	
$C_i$	Input capacitance	$V_i = \text{GND}$ , $V_i = 25\text{mVrms}$ , $f=1\text{MHz}$			7	pF
$C_o$	Output capacitance	$V_o = \text{GND}$ , $V_o = 25\text{mVrms}$ , $f=1\text{MHz}$			8	pF

Note 2:  $C_i, C_o$  are periodically sampled and are not 100% tested.

**AC ELECTRICAL CHARACTERISTICS** ( $T_a=0\sim70^\circ\text{C}$ ,  $V_{cc}=3.3\text{V}\pm0.3\text{V}$ , unless otherwise noted)

**(1) MEASUREMENT CONDITION**

Input pulse levels .....  $V_{IH}=3.0\text{V}$ ,  $V_{IL}=0.0\text{V}$   
 Input rise and fall time ..... 3ns  
 Input timing reference levels .....  $V_{IH}=1.5\text{V}$ ,  $V_{IL}=1.5\text{V}$   
 Output timing reference levels .....  $V_{OH}=1.5\text{V}$ ,  $V_{OL}=1.5\text{V}$   
 Output loads ..... Fig.1, Fig.2




Fig.1 Output load




Fig.2 Output load for  $t_{en}$ ,  $t_{dis}$

## (2)READ CYCLE


Symbol	Parameter	Limits				Unit
		M5M54R04AJ-10		M5M54R04AJ-12		
		Min	Max	Min	Max	
t <sub>CR</sub>	Read cycle time	10		12		ns
t <sub>a(A)</sub>	Address access time		10		12	ns
t <sub>a(S)</sub>	Chip select access time		10		12	ns
t <sub>a(OE)</sub>	Output enable access time		5		6	ns
t <sub>dis(S)</sub>	Output disable time after $\overline{S}$ high	0	5	0	6	ns
t <sub>dis(OE)</sub>	Output disable time after $\overline{OE}$ high	0	5	0	6	ns
t <sub>en(S)</sub>	Output enable time after $\overline{S}$ low	2		3		ns
t <sub>en(OE)</sub>	Output enable time after $\overline{OE}$ low	0		0		ns
t <sub>v(A)</sub>	Data valid time after address change	2		3		ns
t <sub>PU</sub>	Power-up time after chip selection	0		0		ns
t <sub>PD</sub>	Power-down time after chip selection		10		12	ns

## (3)WRITE CYCLE


Symbol	Parameter	Limits				Unit
		M5M54R04AJ-10		M5M54R04AJ-12		
		Min	Max	Min	Max	
t <sub>CW</sub>	Write cycle time	10		12		ns
tw(w)	Write pulse width ( $\overline{OE}$ low)	10		12		ns
tw(w)	Write pulse width( $\overline{OE}$ high)	8		10		ns
tsu(A)1	Address setup time( $\overline{W}$ )	0		0		ns
tsu(A)2	Address setup time( $\overline{S}$ )	0		0		ns
tsu(S)	Chip select setup time	8		10		ns
tsu(D)	Data setup time	6		6		ns
th(D)	Data hold time	0		0		ns
trec(w)	Write recovery time	1		1		ns
tdis(w)	Output disable time after $\overline{W}$ low	0	5	0	6	ns
tdis(OE)	Output disable time after $\overline{OE}$ high	0	5	0	6	ns
ten(w)	Output enable time after $\overline{W}$ high	0		0		ns
ten(OE)	Output enable time after $\overline{OE}$ low	0		0		ns
tsu(A- $\overline{W}$ H)	Address to $\overline{W}$ High	8		10		ns

## (4)TIMING DIAGRAMS

### Read cycle 1




### Read cycle 2 (Note 3)



Note 3. Addresses valid prior to or coincident with  $\overline{S}$  transition low.


4. Transition is measured  $\pm 500\text{mV}$  from steady state voltage with specified loading in Figure 2.

### Read cycle 3 (Note 5)




Note 5. Addresses and  $\overline{S}$  valid prior to  $\overline{OE}$  transition low by  $(t_{a(A)} - t_{a(OE)})$ ,  $(t_{a(S)} - t_{a(OE)})$

### Write cycle ( $\overline{W}$ control mode)



### Write cycle ( $\overline{S}$ control)



Note 6: Hatching indicates the state is don't care.

7: When the falling edge of  $\overline{W}$  is simultaneous or prior to the falling edge of  $\overline{S}$ , the output is maintained in the high impedance.

8:  $t_{en}, t_{dis}$  are periodically sampled and are not 100% tested.

## **Keep safety first in your circuit designs!**

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

## **Notes regarding these materials**

These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (<http://www.mitsubishichips.com>).

When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.