Copyright @ 2000, Power Innovations Limited, UK


MARCH 1999 - REVISED OCTOBER 2000

#### TELECOMMUNICATION SYSTEM 2x100 A 10/1000 OVERVOLTAGE PROTECTORS

#### Ion-Implanted Breakdown Region


- Precise DC and Dynamic Voltages

DEVICE	V <sub>DRM</sub>	V <sub>(BO)</sub>
DEVICE	V	V
'7070	58	70
'7080	65	80
'7095	75	95
'7125	100	125
'7135	110	135
'7145	120	145
'7165	130	165
'7180	145	180
'7200	150	200
'7210	160	210
'7220	170	220
'7250	200	250
'7290	230	290
'7350	275	350
'7400	300	400



- **Rated for International Surge Wave Shapes** 
  - Single and Simultaneous Impulses

WAVE SHAPE	STANDARD	I <sub>TSP</sub> A
2/10 µs	GR-1089-CORE	500
8/20 µs	IEC 61000-4-5	350
10/160 μs	FCC Part 68	250
10/700 µs	FCC Part 68	200
10/700 μ5	ITU-T K.20/21	200
10/560 μs	FCC Part 68	130
10/1000 μs	GR-1089-CORE	100



#### device symbol



Terminals T, R and G correspond to the alternative line designators of A, B and C

- 3-Pin Through-Hole Packaging
  - Compatible with TO-220AB pin-out
- .....UL Recognized Component

#### description

The TISP7xxxH3SL limits overvoltages between the telephone line Ring and Tip conductors and Ground. Overvoltages are normally caused by a.c. power system or lightning flash disturbances which are induced or conducted on to the telephone line.

Each terminal pair, T-G, R-G and T-R, has a symmetrical voltage-triggered bidirectional thyristor protection characteristic. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to crowbar into a low-voltage on state. This low-voltage on state causes the current resulting from the overvoltage to be safely diverted through the device. The high crowbar holding current prevents d.c. latchup as the diverted current subsides..

#### **HOW TO ORDER**

DEVICE	PACKAGE	CARRIER	ORDER AS
TISP7xxxH3	SL (Single-in-Line)	Tube	TISP7xxxH3SL

Insert xxx value corresponding to protection voltages of 070, 080, 095, 125 etcetera.



MARCH 1999 - REVISED OCTOBER 2000

This TISP7xxxH3SL range consists of fifteen voltage variants to meet various maximum system voltage levels (58 V to 300 V). They are guaranteed to voltage limit and withstand the listed international lightning surges in both polarities. These high current protection devices are in a 3-pin single-in-line (SL) plastic package and are supplied in tube pack. For alternative impulse rating, voltage and holding current values in SL packaged protectors, consult the factory. For lower rated impulse currents in the SL package, the 45 A 10/1000 TISP7xxxF3SL series is available.

These monolithic protection devices are fabricated in ion-implanted planar structures to ensure precise and matched breakover control and are virtually transparent to the system in normal operation

#### absolute maximum ratings, T<sub>A</sub> = 25 °C (unless otherwise noted)

RATING	SYMBOL	VALUE	UNIT
'7070		± 58	
'7080		± 65	
'7095		± 75	
·7125		±100	
'7135		±110	
'7145		±120	
'7165	;	±130	
Repetitive peak off-state voltage, (see Note 1) '7180	$V_{DRM}$	±145	V
'7200		±150	
'7210		±160	
'7220		±170	
'7250		±200	
'7290		±230	
·7350		±275	
'7400		±300	
Non-repetitive peak on-state pulse current (see Notes 2, and 3)			
2/10 (Telcordia GR-1089-CORE, 2/10 voltage wave shape)	I <sub>TSP</sub>	500	A
8/20 μs (IEC 61000-4-5, 1.2/50 μs voltage, 8/20 current combination wave generator)		350	
10/160 μs (FCC Part 68, 10/160 μs voltage wave shape)		250	
4/250 (ITU-T K.20/21, 10/700 voltage wave shape, dual)		225	
0.2/310 (CNET I 31-24, 0.5/700 voltage wave shape)		200	^
5/310 (ITU-T K.20/21, 10/700 voltage wave shape, single)		200	
5/320 μs (FCC Part 68, 9/720 μs voltage wave shape)		200	
10/560 μs (FCC Part 68, 10/560 μs voltage wave shape)		130	
10/1000 (Telcordia GR-1089-CORE, 10/1000 voltage wave shape)		100	
Non-repetitive peak on-state current (see Notes 2, 3 and 4)			
20 ms (50 Hz) full sine wave		55	
16.7 ms (60 Hz) full sine wave	I <sub>TSM</sub>	60	Α
1000 s 50 Hz/60 Hz a.c.		0.9	
Initial rate of rise of on-state current, Exponential current ramp, Maximum ramp value < 200 A	di <sub>T</sub> /dt	400	A/μs
Junction temperature	T <sub>J</sub>	-40 to +150	°C
Storage temperature range	T <sub>stg</sub>	-65 to +150	°C

- NOTES: 1. Derate value at -0.13%/°C for temperatures below 25 °C.
  - 2. Initially the TISP7xxxH3 must be in thermal equilibrium.
  - 3. These non-repetitive rated currents are peak values of either polarity. The rated current values may be applied to any terminal pair. Additionally, both R and T terminals may have their rated current values applied simultaneously (in this case the G terminal return current will be the sum of the currents applied to the R and T terminals). The surge may be repeated after the TISP7xxxH3 returns to its initial conditions.
  - 4. EIA/JESD51-2 environment and EIA/JESD51-3 PCB with standard footprint dimensions connected with 5 A rated printed wiring track widths. Derate current values at -0.61 %/°C for ambient temperatures above 25 °C

MARCH 1999 - REVISED OCTOBER 2000

#### electrical characteristics for any terminal pair, $T_A$ = 25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
1	Repetitive peak off-	$V_D = V_{DRM}$	T <sub>A</sub> = 25 °C			±5	μA
I <sub>DRM</sub>	state current	VD - VDRM	$T_A = 85  ^{\circ}C$			±10	μΛ
			'7070			±70	
			'7080			±80	
			'7095			±95	
			'7125			±125	
			'7135			±135	
			'7145			±145	
			'7165			±165	
$V_{(BO)}$	Breakover voltage	$dv/dt = \pm 750 \text{ V/ms},  R_{SOURCE} = 300 \Omega$	'7180			±180	V
, ,			'7200			±200	
			'7210			±210	
			'7220			±220	
			'7250			±250	
			'7290			±290	
			'7350			±350	
			'7400			±400	
			'7070			±78	
			'7080			±88	
			'7095			±103	
			'7125			±134	
			'7135			±144	
			'7145			±154	
		dv/dt ≤ ±1000 V/μs, Linear voltage ramp,	'7165			±174	
$V_{(BO)}$	Impulse breakover	Maximum ramp value = ±500 V	'7180			±189	V
(= -)	voltage	di/dt = ±20 A/μs, Linear current ramp,	'7200			±210	
		Maximum ramp value = ±10 A	'7210			±220	
			'7220			±231	
			'7250			±261	
			'7290			±302	
			'7350			±362	
			'7400			±414	
I <sub>(BO)</sub>	Breakover current	$dv/dt = \pm 750 \text{ V/ms},  R_{SOURCE} = 300 \Omega$		±0.1		±0.8	Α
V <sub>T</sub>	On-state voltage	I <sub>T</sub> = ±5 A, t <sub>W</sub> = 100 μs				±5	V
I <sub>H</sub>	Holding current	$I_T = \pm 5 \text{ A, di/dt} = \pm -30 \text{ mA/ms}$		±0.15		±0.6	Α
dv/dt	Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value < 0.85V <sub>DRM</sub>		±5			kV/μs
I <sub>D</sub>	Off-state current	$V_D = \pm 50 \text{ V}$	T <sub>A</sub> = 85 °C			±10	μA



MARCH 1999 - REVISED OCTOBER 2000

#### electrical characteristics for any terminal pair, $T_A$ = 25 °C (unless otherwise noted) (continued)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
		$f = 1 \text{ MHz},  V_d = 1 \text{ V rms}, V_D = 0,$	'7070 thru '7095			170	
			'7125 thru '7220			90	1
			'7250 thru '7400			84	1
		$f = 1 \text{ MHz}, V_d = 1 \text{ V rms}, V_D = -1 \text{ V}$	'7070 thru '7095			150	1
			'7125 thru '7220			79	1
			'7250 thru '7400			67	1
	Off state aspesitores	$f = 1 \text{ MHz}, V_d = 1 \text{ V rms}, V_D = -2 \text{ V}$	'7070 thru '7095			140	
C <sub>off</sub>	Off-state capacitance		'7125 thru '7220			74	pF
			'7250 thru '7400			62	1
		$f = 1 \text{ MHz}, V_d = 1 \text{ V rms}, V_D = -50 \text{ V}$	'7070 thru '7095			73	1
			'7125 thru '7220			35	1
			'7250 thru '7400			28	1
		$f = 1 \text{ MHz}, V_d = 1 \text{ V rms}, V_D = -100 \text{ V}$	'7125 thru '7220			33	
		(see Note 5)	'7250 thru '7400			26	.

NOTE 5: To avoid possible voltage clipping, the '7125 is tested with  $V_D$  = -98 V.

#### thermal characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction to free all thermal resistance	EIA/JESD51-3 PCB, $I_T = I_{TSM(1000)}$ , $T_A = 25$ °C, (see Note 6)			50	°C/W

NOTE 6: EIA/JESD51-2 environment and PCB has standard footprint dimensions connected with 5 A rated printed wiring track widths.

MARCH 1999 - REVISED OCTOBER 2000

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. VOLTAGE-CURRENT CHARACTERISTIC FOR TERMINAL PAIRS




MARCH 1999 - REVISED OCTOBER 2000

#### TYPICAL CHARACTERISTICS

#### **OFF-STATE CURRENT** vs **JUNCTION TEMPERATURE** TC7AAA 10 $V_{D} = +50 \text{ V}$ 1 II<sub>D</sub>I - Off-State Current - μΑ $V_{\rm D} = -50 \text{ V}$ 0.1 0.01 0.001 0.0001 50 75 100 125 150 0 T<sub>J</sub> - Junction Temperature - °C

#### NORMALISED BREAKOVER CURRENT

Figure 2.



#### NORMALISED BREAKOVER VOLTAGE





Figure 3.

#### NORMALISED HOLDING CURRENT



MARCH 1999 - REVISED OCTOBER 2000


#### TYPICAL CHARACTERISTICS

#### NORMALISED CAPACITANCE **OFF-STATE VOLTAGE** 1 0.9 $T_J = 25^{\circ}C$ 0.8 V<sub>d</sub> = 1 Vrms Capacitance Normalised to $V_D = -1V$ 0.7 0.6 0.5 '7070 THRU '7095 '7125 THRU '7220 '7250 THRU '7400 3 10 20 30 100 150 V<sub>D</sub> - Off-state Voltage - V

Figure 6.

## 75 70

50



**DIFFERENTIAL OFF-STATE CAPACITANCE** 

Figure 7.

400

## TISP7070H3SL THRU TISP7095H3SL, TISP7125H3SL THRU TISP7220H3SL TISP7250H3SL THRU TISP7400H3SL

TRIPLE BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

MARCH 1999 - REVISED OCTOBER 2000

#### RATING AND THERMAL INFORMATION


#### NON-REPETITIVE PEAK ON-STATE CURRENT

#### **CURRENT DURATION** TI7AB 30 $V_{GEN} = 600 \text{ V rms}, 50/60 \text{ Hz}$ I<sub>rsw(t)</sub> - Non-Repetitive Peak On-State Current - A 20 $R_{GEN} = 1.4*V_{GEN}/I_{TSM(t)}$ **EIA/JESD51-2 ENVIRONMENT** 15 EIA/JESD51-3 PCB, T<sub>A</sub> = 25 °C SIMULTANEOUS OPERATION 10 8 7 6 OF R AND T TERMINALS. G TERMINAL CURRENT = 2xI<sub>TSM(t)</sub> 5 4 3 2 1.5 0.1 10 100 1000 t - Current Duration - s

Figure 8.

# V<sub>DRM</sub> DERATING FACTOR VS MINIMUM AMBIENT TEMPERATURE 1.00 0.99 0.98 0.97 '7070 THRU '7095 0.94 -40 -35 -30 -25 -20 -15 -10 -5 0 5 10 15 20 25 T<sub>AMIN</sub> - Minimum Ambient Temperature - °C

Figure 9.



PRODUCT INFORMATION

MARCH 1999 - REVISED OCTOBER 2000

#### **APPLICATIONS INFORMATION**

#### deployment

These devices are three terminal overvoltage protectors. They limit the voltage between three points in the circuit. Typically, this would be the two line conductors and protective ground (Figure 11).




Figure 11. MULTI-POINT PROTECTION

In Figure 11, protectors Th2 and Th3 limit the maximum voltage between each conductor and ground to the  $\pm V_{(BO)}$  of the individual protector. Protector Th1 limits the maximum voltage between the two conductors to its  $\pm V_{(BO)}$  value.

Manufacturers are being increasingly required to design in protection coordination. This means that each protector is operated at its design level and currents are diverted through the appropriate protector e.g. the primary level current through the primary protector and lower levels of current may be diverted through the secondary or inherent equipment protection. Without coordination, primary level currents could pass through the equipment only designed to pass secondary level currents. To ensure coordination happens with fixed voltage protectors, some resistance is normally used between the primary and secondary protection. The values given in this data sheet apply to a 400 V (d.c. sparkover) gas discharge tube primary protector and the appropriate test voltage when the equipment is tested with a primary protector.

#### impulse testing

To verify the withstand capability and safety of the equipment, standards require that the equipment is tested with various impulse wave forms. The table below shows some common values.

	PEAK VOLTAGE	VOLTAGE	PEAK CURRENT	CURRENT	TISP7xxxH3	SERIES	COORDINATION
STANDARD	SETTING	WAVE FORM	VALUE	WAVE FORM	25 °C RATING	RESISTANCE	RESISTANCE
	V	μs	Α	μs	Α	Ω	$\Omega$ (MIN.)
GR-1089-CORE	2500	2/10	500	2/10	500	0	NA
G11-1009-0011E	1000	10/1000	100	10/1000	100	· ·	INA
	1500	10/160	200	10/160	250		
FCC Part 68	800	10/560	100	10/560	130		
(March 1998)	1000	9/720 †	25	5/320 †	200	0	NA
(March 1990)	1500	(SINGLE)	37.5	5/320 †	200		
	1500	(DUAL)	2 x 27	4/250	2 x 225		
I 31-24	1500	0.5/700	37.5	0.2/310	200	0	NA
	1000	10/700	25	5/310	200		NA
ITU-T K.20/K.21	1500	(SINGLE)	37.5	5/310	200	0	NA
110-1 N.20/N.21	4000	(SINGLE)	100	5/310	200	U	4.5
	4000	(DUAL)	2 x 72	4/250	2 x 225		6.0

† FCC Part 68 terminology for the waveforms produced by the ITU-T recommendation K.21 10/700 impulse generator

NA = Not Applicable, primary protection removed or not specified.



MARCH 1999 - REVISED OCTOBER 2000

If the impulse generator current exceeds the protectors current rating then a series resistance can be used to reduce the current to the protectors rated value and so prevent possible failure. The required value of series resistance for a given waveform is given by the following calculations. First, the minimum total circuit impedance is found by dividing the impulse generators peak voltage by the protectors rated current. The impulse generators fictive impedance (generators peak voltage divided by peak short circuit current) is then subtracted from the minimum total circuit impedance to give the required value of series resistance. In some cases the equipment will require verification over a temperature range. By using the rated waveform values from Figure 10, the appropriate series resistor value can be calculated for ambient temperatures in the range of -40 °C to 85 °C.

#### a.c. power testing

The protector can withstand the G return currents applied for times not exceeding those shown in Figure 8. Currents that exceed these times must be terminated or reduced to avoid protector failure. Fuses, PTC (Positive Temperature Coefficient) resistors and fusible resistors are overcurrent protection devices which can be used to reduce the current flow. Protective fuses may range from a few hundred milliamperes to one ampere. In some cases it may be necessary to add some extra series resistance to prevent the fuse opening during impulse testing. The current versus time characteristic of the overcurrent protector must be below the line shown in Figure 8. In some cases there may be a further time limit imposed by the test standard (e.g. UL 1459 wiring simulator failure).

#### capacitance

The protector characteristic off-state capacitance values are given for d.c. bias voltage,  $V_D$ , values of 0, -1 V, -2 V and -50 V. Where possible values are also given for -100 V. Values for other voltages may be calculated by multiplying the  $V_D = 0$  capacitance value by the factor given in Figure 6. Up to 10 MHz the capacitance is essentially independent of frequency. Above 10 MHz the effective capacitance is strongly dependent on connection inductance. For example, a printed wiring (PW) trace of 10 cm could create a circuit resonance with the device capacitance in the region of 50 MHz. In many applications, the typical conductor bias voltages will be about -2 V and -50 V. Figure 7 shows the differential (line unbalance) capacitance caused by biasing one protector at -2 V and the other at -50 V.

#### normal system voltage levels

The protector should not clip or limit the voltages that occur in normal system operation. For unusual conditions, such as ringing without the line connected, some degree of clipping is permissible. Under this condition, about 10 V of clipping is normally possible without activating the ring trip circuit.

Figure 9 allows the calculation of the protector  $V_{DRM}$  value at temperatures below 25 °C. The calculated value should not be less than the maximum normal system voltages. The TISP3290H3, with a  $V_{DRM}$  of 220 V, can be used for the protection of ring generators producing 105 V rms of ring on a battery voltage of -58 V. The peak ring voltage will be 58 + 1.414\*105 = 206.5 V. However, this is the open circuit voltage and the connection of the line and its equipment will reduce the peak voltage.

For the extreme case of an unconnected line, the temperature at which clipping begins can be calculated using the data from Figure 9. To possibly clip, the  $V_{DRM}$  value has to be 206.5 V. This is a reduction of the 220 V 25 °C  $V_{DRM}$  value by a factor of 206.5/220 = 0.94. Figure 9 shows that a 0.94 reduction will occur at an ambient temperature of -32 °C. In this example, the TISP3290H3 will allow normal equipment operation, even on an open-circuit line, provided that the minimum expected ambient temperature does not fall below -32 °C.

#### JESD51 thermal measurement method

To standardise thermal measurements, the EIA (Electronic Industries Alliance) has created the JESD51 standard. Part 2 of the standard (JESD51-2, 1995) describes the test environment. This is a 0.0283 m<sup>3</sup> (1 ft<sup>3</sup>) cube which contains the test PCB (Printed Circuit Board) horizontally mounted at the centre. Part 3 of the

MARCH 1999 - REVISED OCTOBER 2000

standard (JESD51-3, 1996) defines two test PCBs for surface mount components; one for packages smaller than 27 mm on a side and the other for packages up to 48 mm. The thermal measurements used the smaller 76.2 mm x 114.3 mm (3.0 " x 4.5 ") PCB. The JESD51-3 PCBs are designed to have low effective thermal conductivity (high thermal resistance) and represent a worse case condition. The PCBs used in the majority of applications will achieve lower values of thermal resistance and so can dissipate higher power levels than indicated by the JESD51 values.



## TISP7070H3SL THRU TISP7095H3SL, TISP7125H3SL THRU TISP7220H3SL TISP7250H3SL THRU TISP7400H3SL

#### TRIPLE BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

MARCH 1999 - REVISED OCTOBER 2000

#### typical circuits




Figure 12. PROTECTION MODULE




Figure 13. ISDN PROTECTION




Figure 14. LINE CARD RING/TEST PROTECTION

MARCH 1999 - REVISED OCTOBER 2000

#### **MECHANICAL DATA**

#### device symbolization code

Devices will be coded as below.

DEVICE	SYMBOLIZATION
DEVICE	CODE
TISP7070H3SL	SP7070H3
TISP7080H3SL	SP7080H3
TISP7095H3SL	SP7095H3
TISP7125H3SL	SP7125H3
TISP7135H3SL	SP7135H3
TISP7145H3SL	SP7145H3
TISP7165H3SL	SP7165H3
TISP7180H3SL	SP7180H3
TISP7200H3SL	SP7200H3
TISP7210H3SL	SP7210H3
TISP7220H3SL	SP7220H3
TISP7250H3SL	SP7250H3
TISP7290H3SL	SP7290H3
TISP7350H3SL	SP7350H3
TISP7400H3SL	SP7400H3




MARCH 1999 - REVISED OCTOBER 2000

#### **MECHANICAL DATA**

#### **SL003**

#### 3-pin plastic single-in-line package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



MDXXCEA

NOTES: A. Each pin centreline is located within 0,25 (0.010) of its true longitudinal position.

B. Body molding flash of up to 0,15 (0.006) may occur in the package lead plane.

MARCH 1999 - REVISED OCTOBER 2000

#### **IMPORTANT NOTICE**

Power Innovations Limited (PI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to verify, before placing orders, that the information being relied on is current.

PI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with PI's standard warranty. Testing and other quality control techniques are utilized to the extent PI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

PI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor is any license, either express or implied, granted under any patent right, copyright, design right, or other intellectual property right of PI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORISED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS.

Copyright © 2000, Power Innovations Limited

