# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# MOS INTEGRATED CIRCUIT D784927, 784928, 784927Y, 784928Y

## 16-BIT SINGLE-CHIP MICROCONTROLLER

### **DESCRIPTION**

The  $\mu$ PD784927 and 784928 are members of the NEC 78K/IV Series of microcontrollers equipped with a high-speed, high-performance 16-bit CPU for VCR software servo control.

The  $\mu$ PD784927Y and 784928Y are based on the  $\mu$ PD784928 with the addition of an I<sup>2</sup>C bus interface compatible with multi-master.

They contain many peripheral hardware units ideal for VCR control, such as a multi-function timer unit (super timer unit) for software servo control and VCR analog circuits.

Flash memory models, the  $\mu$ PD78F4928 and  $\mu$ PD78F4928Y, are under development.

The functions of the  $\mu$ PD784927 is described in detail in the following User's Manual. Be sure to read this manual before designing your system.

 $\mu$ PD784928, 784928Y Subseries User's Manual - Hardware : U12648E 78K/IV Series User's Manual - Instruction : U10905E

### **FEATURES**

- High instruction execution speed realized by 16-bit CPU core
  - Minimum instruction execution time: 250 ns (with 8 MHz internal clock)
- High internal memory capacity

Item Part Number	μPD784927, 784927Y	μPD784928, 784928Y
Internal ROM capacity	96K bytes	128K bytes
Internal RAM capacity	2048 bytes	3584 bytes

- · VCR analog circuits conforming to VHS Standard
  - · CTL amplifier

· CFG amplifier

- DFG amplifier
- · Reel FG comparator (2 channels)

- RECCTL driver (rewritable)
- DPG amplifier
- CSYNC comparator

- Timer unit (super timer unit) for servo control
- Serial interface : 3 channels
- 3-wire serial I/O : 2 channels
- I2C bus interface: 1 channel
- A/D converter: 12 channels (conversion time: 10 μs)
- Low-frequency oscillation mode: main system clock frequency = internal clock frequency
- Low-power consumption mode: CPU can operate with a subsystem clock.
- Supply voltage range: VDD = +2.7 to 5.5 V
- Hardware watch function: watch operation at low voltage (VDD = 2.7 V (MIN.)) and low current consumption

DPFG separation circuit (ternary separation circuit)

Unless otherwise specified, the  $\mu$ PD784927 is treated as the representative model throughout this document.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

The mark ★ shows major revised points.

# **APPLICATION FIELDS**

Stationary VCR, video camera, In-TV VCR

# **★ ORDERING INFORMATION**

# (1) $\mu$ PD784928 subseries

Part Number	Package
$\mu$ PD784927GC- $\times$ $\times$ -8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 $\times$ 14 mm)
$\mu$ PD784927GF-×××-3BA	100-pin plastic QFP (14 × 20 mm)
$\mu$ PD784928GC- $\times$ $\times$ -8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 $\times$ 14 mm)
$\mu$ PD784928GF-××-3BA	100-pin plastic QFP (14 × 20 mm)
$\mu$ PD784927GF- $\times$ $\times$ -3BA-A	100-pin plastic QFP (14 $\times$ 20 mm)
$\mu$ PD784928GF- $\times$ $\times$ -3BA-A	100-pin plastic QFP (14 $\times$ 20 mm)

# (2) $\mu$ PD784928Y subseries

Part Number	Package
$\mu$ PD784927YGC-××-8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 $\times$ 14 mm)
$\mu$ PD784927YGF-××-3BA	100-pin plastic QFP (14 × 20 mm)
$\mu$ PD784928YGC- $\times$ $\times$ -8EU <sup>Note</sup>	100-pin plastic LQFP (fine pitch) (14 $\times$ 14 mm)
$\mu$ PD784928YGF-××-3BA	100-pin plastic QFP (14 × 20 mm)
$\mu$ PD784927YGF- $\times$ $\times$ -3BA-A	100-pin plastic QFP (14 $\times$ 20 mm)
$\mu$ PD784928YGF- $\times$ $\times$ -3BA-A	100-pin plastic QFP (14 $\times$ 20 mm)

Note Under development


Remarks 1. xxx indicates ROM code suffix.


2. Products that have the part numbers suffixed by "-A" are lead-free products.

### PRODUCT DEVELOPMENT OF VCR-SERVO MICROCONTROLLERS

The product development of VCR-servo microcontrollers is shown below. Enclosed in a frame are subseries names.

The Y subseries is a collection of products supporting the I<sup>2</sup>C bus.







# **FUNCTION LIST (1/2)**

-							
Part Number Item		μPD784927, 784927Y		μ	μPD784928, 784928Y		
Internal ROM capacity		96K bytes		128K bytes	128K bytes		
Internal RAM capacity		2048 bytes		3584 bytes			
Operating	clock	Low frequency	al clock: 8 MHz) oscillation mode: 8 MHssumption mode: 32.7		•		
Minimum in tion time	nstruction execu-	250 ns (with 8	MHz internal clock)				
I/O port		74 { input : 1/O : 1	20 54 (including 8 ports for	LED direct drive)			
Real-time of	output port	11 (including o	ne each for pseudo Vsy	NC, head amplifier swi	tch, and chrominance rotation)		
	Timer/counter  Capture register	Timer/counter TM0 (16 bits) TM1 (16 bits) FRC (22 bits) TM3 (16 bits) UDC (5 bits) EC (8 bits) EDV (8 bits) Input signal CFG	3 3 —	Capture register  1 6 1 Measurable cycle 125 ns to 524 ms			
Super timer unit		DFG HSW Vsync CTL TreeL Sreel	22 16 22 16 22 22	125 ns to 524 ms 1 μs to 65.5 ms 125 ns to 524 ms 1 μs to 65.5 ms 1 μs to 65.5 ms 125 ns to 524 ms 125 ns to 524 ms	↑ ↓ ↑ ↓ ↑ ↓		
	VCR special circuit	VISS detection     Field identification	ration circuit, Hsync sepa tion, wide aspect detect fication circuit fier switch/chrominance	ion circuits	t		
	General-purpose timer	Timer TM2 (16 bits) TM4 (16 bits) TM5 (16 bits)	1 (capture/compa		ter		
PWM output  • 16-bit resolution: 3 channels (carrier frequency: 62.5 kHz)  • 8-bit resolution: 3 channels (carrier frequency: 62.5 kHz)					'		
Serial inter	face	3-wire serial I/O: 2 channels (BUSY/STRB control: 1 channel)  • I <sup>2</sup> C bus interface: 1 channel (μPD784928Y subseries only)					
A/D conve	rter	8-bit resolution	8-bit resolution $ imes$ 12 channels, conversion time: 10 $\mu$ s				
		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2					

# FUNCTION LIST (2/2)


Part Number		μPD784927, 784927Y	μPD784928, 784928Y		
Item					
Analog circuit		<ul> <li>CTL amplifier</li> <li>RECCTL driver (rewritable)</li> <li>DFG amplifier, DPG amplifier</li> <li>DPFG separation circuit (ternary separation circuit)</li> <li>Reel FG comparator (2 channels)</li> <li>CSYNC comparator</li> </ul>			
Interrupt sources		4 levels (programmable), vectored interrupt, macro service, context switching			
	External	9 (including NMI)			
	Internal	22 (including software interrupt)	23 (including software interrupt)		
Standby function		HALT mode/STOP mode/low power consumption mode/low power consumption HALT mode			
		STOP mode can be released by input of valid edge of NMI pin, watch interrupt (INTW), or INTP1/INTP2/KEY0-KEY4 pins			
Watch function		0.5-second measurement, low-voltage operati	on (V <sub>DD</sub> = 2.7 V)		
Buzzer output fun	ction	1.95 kHz, 3.91 kHz, 7.81 kHz, 15.6 kHz (Internal clock: 8 MHz) 2.048 kHz, 4.096 kHz, 32.768 kHz (Subsystem clock: 32.768 kHz)			
Supply voltage $V_{DD} = +2.7 \text{ to } 5.5 \text{ V}$					
Package		100-pin plastic LQFP (fine pitch)(14 × 14 mm) <sup>Note</sup> 100-pin plastic QFP (14 × 20 mm)			

Note Under development

+

### PIN CONFIGURATION (Top View)

• 100-pin plastic LQFP (fine pitch)(14 × 14 mm)




Notes 1. Under development

2. Pins SCL and SDA are provided for the  $\mu$ PD784928Y subseries only.

Caution Directly connect the IC (Internally Connected) pins to Vss in the normal operation mode.

• 100-pin plastic QFP (14 × 20 mm)



**Note** Pins SCL and SDA are provided for the  $\mu$ PD784928Y subseries only.

Caution Directly connect the IC (Internally Connected) pins to Vss.

ANI0-ANI11	: Analog Input	P20-P23	: Port2
AVDD1, AVDD2	: Analog Power Supply	P30-P37	: Port3
AVss1, AVss2	: Analog Ground	P40-P47	: Port4
AVREF	: Analog Reference Voltage	P50-P57	: Port5
BUSY	: Serial Busy	P60-P67	: Port6
BUZ	: Buzzer Output	P70-P77	: Port7
CFGAMPO	: Capstan FG Amplifier Output	P80, P82-P87	: Port8
CFGCPIN	: Capstan FG Capacitor Input	P90-P96	: Port9
CFGIN	: Analog Unit Input	P100-P103	: Port10
CFGMON	: Capstan FG Monitor	P110-P113	: Port11

CLO : Clock Output PTO00-PTO02,

CSYNCIN : Analog Unit Input PTO10, PTO11 : Programmable Timer Output CTLDLY : Control Delay Input PWM0-PWM5 : Pulse Width Modulation Output CTLIN : CTL Amplifier Input Capacitor RECCTL+, RECCTL- : RECCTL Output/PBCLT Input

CTLMON : CTL Amplifier Monitor REEL0IN, REEL1IN : Analog Unit Input

CTLOUT1, CTLOUT2 : CTL Amplifier Output RESET : Reset

DFGIN : Analog Unit Input ROTC : Chrominance Rotate Output

SCK1, SCK2 **DFGMON** : DFG Monitor : Serial Clock **SCL**Note **DPGIN** : Analog Unit Input : Serial Clock SDANote **DPGMON** : DPG Monitor : Serial Data ENV : Envelope Input SI1, SI2 : Serial Input **HASW** : Head Amplifier Switch Output SO1, SO2 : Serial Output **HWIN** : Hardware Timer External Input **STRB** : Serial Strobe IC : Internally Connected  $V_{DD}$ : Power Supply


INTP0-INTP3 : Interrupt From Peripherals VREFC : Reference Amplifier Capacitor

KEY0-KEY4 : Key Return Vss : Ground

NMI : Nonmaskable Interrupt X1, X2 : Crystal (Main System Clock)
P00-P07 : Port0 XT1, XT2 : Crystal (Subsystem Clock)

**Note** Pins SCL and SDA are provided for the  $\mu$ PD784928Y subseries only.

### INTERNAL BLOCK DIAGRAM




Note Only the  $\mu$ PD784928 subseries supports I<sup>2</sup>C bus interface.

**Remark** Internal ROM and RAM capacities differ depending on the product.


### SYSTEM CONFIGURATION EXAMPLE

### · Video camera



**Note** Pins SCL and SDA are provided for the  $\mu$ PD784928Y subseries only.

### · Stationary VCR



**Note** Pins SCL and SDA are provided for the  $\mu$ PD784928Y subseries only.

# CONTENTS

1.	DIFF	ERENCE BETWEEN $\mu$ PD784928 SUBSERIES AND 784928Y SUBSERIES	13
2.	PIN I	FUNCTION	14
	2.1	Port Pins	14
	2.2	Pins Other Than Port Pins	15
	2.3	I/O Circuits of Pins and Processing of Unused Pins	
3.	INTE	RNAL BLOCK FUNCTION	20
	3.1	CPU Registers	20
		3.1.1 General-purpose registers	20
		3.1.2 Other CPU registers	21
	3.2	Memory Space	22
	3.3	Special Function Registers (SFRs)	25
	3.4	Ports	31
	3.5	Real-Time Output Port	32
	3.6	Super Timer Unit	36
	3.7	Serial Interface	42
	3.8	A/D Converter	45
	3.9	VCR Analog Circuits	46
	3.10	Watch Function	51
	3.11	Clock Output Function	52
	3.12	Buzzer Output Function	53
4.	INTE	RNAL/EXTERNAL CONTROL FUNCTION	54
	4.1	Interrupt Function	54
		4.1.1 Vectored interrupt	57
		4.1.2 Context switching	57
		4.1.3 Macro service	58
		4.1.4 Application example of macro service	60
	4.2	Standby Function	63
	4.3	Clock Generation Circuit	65
	4.4	Reset Function	66
5.	INST	RUCTION SET	67
6.	ELEC	CTRICAL SPECIFICATIONS	71
7.	PAC	KAGE DRAWING	86
8.	REC	OMMENDED SOLDERING CONDITIONS	88
ΑF	PEND	IX A. DEVELOPMENT TOOLS	89
ΑF	PEND	IX B. RELATED DOCUMENTS	92

# $\star$ 1. DIFFERENCE BETWEEN $\mu$ PD784928 SUBSERIES AND 784928Y SUBSERIES

The  $\mu$ PD78F4928 and 78F4928Y are based on the  $\mu$ PD784927 and 784927Y and are provided with a 128K-byte flash memory instead of a mask ROM.

Table 1-1 shows the differences between the products in the  $\mu$ PD784928 subseries and 784928Y subseries.

Table 1-1. Differences between  $\mu$ PD784928 Subseries and 784928Y Subseries

Part Number Item	μPD784927, μPD784927Y	μPD784928, μPD784928Y	μPD78F4928, μPD78F4928Y
Internal ROM	Mask ROM		Flash memory
	96K bytes	128K bytes	
Internal RAM	2048 bytes	3584 bytes	
Internal memory capacity select register (IMS)	Not provided		Provided
IC pin	Provided		Not provided
V <sub>PP</sub> pin	Not provided		Provided
Electrical characteristics	Refer to the Data Sheet of each product.		



# 2. PIN FUNCTION

# 2.1 Port Pins

Pin Name	I/O	Shared with:		Function
P00-P07	I/O	Real-time output port		output mode in 1-bit units. h software pull-up resistors.
P20	Input	NMI	4-bit I/O port (port 2).	
P21-P23		INTP0-INTP2	Can be connected with:	software pull-up resistors (P22 and P23 only).
P30-P32	I/O	PTO00-PTO02	8-bit I/O port (port 3).	
P33		SI2/BUSY	Can be set in input or	output mode in 1-bit units.
P34		SO2	Can be connected wit	h software pull-up resistors.
P35		SCK2		
P36, P37		PWM1, PWM0		
P40-P47	I/O	_		output mode in 1-bit units. h software pull-up resistors. ).
P50-P57	I/O	_		output mode in 1-bit units. h software pull-up resistors.
P60	I/O	STRB/CLO	8-bit I/O port (port 6).	
P61		SCK1/BUZ	Can be set in input or output mode in 1-bit units.	
P62		SO1	Can be connected wit	h software pull-up resistors.
P63		SI1		
P64		DFGMON/BUZ		
P65		DPGMON/HWIN		
P66		CFGMON/PWM4		
P67		CTLMON/PWM5		
P70-P77	Input	ANI0-ANI7	8-bit input port (port 7)	
P80	I/O	Real-time	Pseudo Vsync output	7-bit I/O port (port 8).
P82		output port	HASW output	Can be set in input or output mode
P83			ROTC output	in 1-bit units.
P84		PWM2/SDA <sup>Note</sup>		Can be connected with software
P85		PWM3/SCLNote		pull-up resistors.
P86		PTO10		
P87		PTO11		
P90	I/O	ENV	7-bit I/O port (port 9).	
P91-P95		KEY0-KEY4	Can be set in input or output mode in 1-bit units.	
P96		_	Can be connected with software pull-up resistors.	
P100	Input	DPGIN	4-bit input port (port 10).	
P101		REEL1IN		
P102		REEL0IN/INTP3		
P103		CSYNCIN		
P110-P113	Input	ANI8-ANI11	4-bit input port (port 11).	<u> </u>

**Note** Pins SCL and SDA are provided for the  $\mu$ PD784928Y subseries only.



# 2.2 Pins Other Than Port Pins (1/2)

Pin Name	I/O	Shared with:	Function
REELOIN	Input	P102/INTP3	Reel FG input
REEL1IN		P101	
DFGIN		_	Drum FG, PFG input (ternary)
DPGIN		P100	Drum PG input
CFGIN		_	Capstan FG input
CSYNCIN		P103	Composite SYNC input
CFGCPIN		_	CFG comparator input
CFGAMPO	Output	_	CFG amplifier output
PTO00	Output	P30	Programmable timer output of super timer unit
PTO01		P31	
PTO02		P32	
PTO10		P86	
PTO11		P87	
PWM0	Output	P37	PWM output of super timer unit
PWM1		P36	
PWM2		P84/SDA <sup>Note</sup>	
PWM3		P85/SCL <sup>Note</sup>	
PWM4		P66/CFGMON	
PWM5		P67/CTLMON	
HASW	Output	P82	Head amplifier switch signal output
ROTC	Output	P83	Chrominance rotation signal output
ENV	Input	P90	Envelope signal input
SI1	Input	P63	Serial data input (serial interface channel 1)
SO1	Output	P62	Serial data output (serial interface channel 1)
SCK1	I/O	P61/BUZ	Serial clock I/O (serial interface channel 1)
SI2	Input	P33/BUSY	Serial data input (serial interface channel 2)
SO2	Output	P34	Serial data output (serial interface channel 2)
SCK2	I/O	P35	Serial clock I/O (serial interface channel 2)
BUSY	Input	P33/SI2	Serial busy signal input (serial interface channel 2)
STRB	Output	P60/CLO	Serial strobe signal output (serial interface channel 2)
SDA	I/O	P84/PWM2	I <sup>2</sup> C bus data I/O
SCL	I/O	P85/PWM3	I <sup>2</sup> C bus clock I/O
ANI0-ANI7	Analog input	P70-P77	Analog signal input of A/D converter
ANI8-ANI11		P110-P113	
CTLIN	_	_	CTL amplifier input capacitor connection
CTLOUT1	Output	_	CTL amplifier output
CTLOUT2	I/O	_	Logic signal input/CTL amplifier output
RECCTL+, RECCTL-	I/O	_	RECCTL signal output/PBCTL signal input
CTLDLY	_	_	External time constant connection (for RECCTL rewriting)
	l .	I.	1

**Note** Pins SCL and SDA are provided for the  $\mu$ PD784928Y subseries only.



# 2.2 Pins Other Than Port Pins (2/2)

Pin Name	I/O	Shared with:	Function
VREFC	_	_	VREF amplifier AC connection
DFGMON	Output	P64/BUZ	Drum FG signal output
DPGMON		P65/HWIN	Drum PG signal output
CFGMON		P66/PWM4	CFG signal output
CTLMON		P67/PWM5	CTL signal output
NMI	Input	P20	Non-maskable interrupt request input
INTP0-INTP2	Input	P21-P23	External interrupt request input
INTP3	Input	P102/REEL0IN	
KEY0-KEY4	Input	P91-P95	Key input signal input
CLO	Output	P60/STRB	Clock output
BUZ	Output	P61/SCK1	Buzzer output
		P64/DFGMON	
HWIN	Input	P65/DPGMON	External input of hardware watch counter
RESET	Input	_	Reset input
X1	Input	_	Crystal connection for main system clock oscillation
X2	_		
XT1	Input	_	Crystal connection for subsystem clock oscillation.
XT2	_		Crystal connection for watch clock oscillation
AV <sub>DD1</sub>	_	_	Positive power supply to analog amplifier circuit
AV <sub>DD2</sub>	_	_	Positive power supply to A/D converter and analog circuits input buffer
AV <sub>SS1</sub>	_	_	GND of analog amplifier circuit
AV <sub>SS2</sub>	_	_	GND of A/D converter and analog circuits input buffer
AVREF	_	_	Reference voltage input to A/D converter
V <sub>DD</sub>	_	_	Positive power supply to digital circuits
Vss	_	_	GND of digital circuits
IC	_	_	Internally connected. Directly connect this pin to Vss.

# 2.3 I/O Circuits of Pins and Processing of Unused Pins

Table 2-1 shows the types of the I/O circuits of the respective pins and processing of the unused pins. Figure 2-1 shows the circuits of the respective types.

Table 2-1. I/O Circuits of Respective Pins and Processing of Unused Pins (1/2)

Pin	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P00-P07	5-A	I/O	Input: Connect to VDD.
			Output: Leave unconnected.
P20/NMI	2	Input	Connect to V <sub>DD</sub> .
P21/INTP0			Connect to V <sub>DD</sub> or V <sub>SS</sub> .
P22/INTP1, P23/INTP2	2-A		Connect to V <sub>DD</sub> .
P30/PTO00-P32/PTO02	5-A	I/O	Input: Connect to VDD.
P33/SI2/BUSY	8-A		Output: Leave unconnected.
P34/SO2	5-A		
P35/SCK2	8-A		
P36/PWM1, P37/PWM0	5-A		
P40-P47			
P50-P57			
P60/STRB/CLO			
P61/SCK1/BUZ	8-A		
P62/SO1	5-A	-	
P63/SI1	8-A		
P64/DFGMON/BUZ	5-A		
P65/HWIN/DPGMON	8-A		
P66/PWM4/CFGMON	5-A		
P67/PWM5/CTLMON			
P70/ANI0-P77/ANI7	9	Input	Connect to Vss.
P80	5-A	I/O	Input: Connect to VDD.
P82/HASW			Output: Leave unconnected.
P83/ROTC			
P84/PWM2/SDA <sup>Note</sup>	10-A		
P85/PWM3/SCL <sup>Note</sup>			
P86/PTO10	5-A	]	
P87/PTO11			
P90/ENV			
P91/KEY0-P95/KEY4	8-A	]	
P96	5-A		

**Note** Pins SCL and SDA are provided for the  $\mu$ PD784928Y subseries only.

Table 2-1. I/O Circuits of Respective Pins and Processing of Unused Pins (2/2)

Pin	I/O Circuit Type	I/O	Recommended Connection of Unused Pins
P100/DPGIN	_	Input	When ENDRUM = 0 or ENDRUM = 1 and
			SELPGSEPA = 0: Connect to Vss.
P101/REEL1IN			When ENREEL = 0: Connect to Vss.
P102/REEL0IN/INTP3			
P103/CSYNCIN			When ENCSYN = 0: Connect to Vss.
P110/ANI8-P113/ANI11	9	Input	Connect to Vss.
RECCTL+, RECCTL-	_	I/O	When ENCTL = 0 and ENREC = 0: Connect to Vss.
DFGIN	_	Input	When ENDRUM = 0: Connect to Vss.
CFGIN, CFGCPIN			When ENCAP = 0: Connect to Vss.
CTLOUT1	_	Output	Leave unconnected.
CTLOUT2	_	I/O	When ENCTL = 0 and ENCOMP = 0: Connect to Vss.
			When ENCTL = 1: Leave unconnected.
CFGAMPO	_	Output	Leave unconnected.
CTLIN	_	_	When ENCTL = 0: Leave unconnected.
VREFC			When ENCTL = 0 and ENCAP = 0 and ENCOMP = 0: Leave unconnected.
CTLDLY			Leave unconnected.
AVDD1, AVDD2	_	_	Connect to V <sub>DD</sub> .
AVREF, AVSS1, AVSS2			Connect to Vss.
RESET	2	_	_
XT1	_	_	Connect to Vss.
XT2			Leave unconnected.
IC			Directly connect to Vss.

Remark ENCTL : bit 1 of amplifier control register (AMPC)

ENREC : bit 7 of amplifier mode register 0 (AMPM0)

ENDRUM : bit 2 of amplifier control register (AMPC)

SELPGSEPA: bit 2 of amplifier mode register 0 (AMPM0)

ENCAP : bit 3 of amplifier control register (AMPC)

ENCSYN : bit 5 of amplifier control register (AMPC)

ENREEL : bit 6 of amplifier control register (AMPC)

ENCOMP : bit 4 of amplifier control register (AMPC)

Type 2 Type 8-A  $V_{DD}$ Pull-up enable Schmitt trigger input with hysteresis characteristics Data Type 2-A Output disable - N-ch Pull-up enable Type 9 Comparator Schmitt trigger input with hysteresis characteristics Type 5-A V<sub>REF</sub> (Threshold voltage) Input enable Pull-up enable - V<sub>DD</sub> Data Type 10-A — ► P-ch Output disable - N-ch Pull-up Enable Input enable Data -○ IN/OUT Open drain Output disable

Figure 2-1. I/O Circuits of Respective Pins

### 3. INTERNAL BLOCK FUNCTION

### 3.1 CPU Registers

### 3.1.1 General-purpose registers

The  $\mu$ PD784927 has eight banks of general-purpose registers. One bank consists of sixteen 8-bit general-purpose registers. Two of these 8-bit registers can be used in pairs as a 16-bit register. Four of the 16-bit general-purpose registers can be used to specify a 24-bit address in combination with an 8-bit address expansion register.

These eight banks of general-purpose registers can be selected by software or context switching function.

The general-purpose registers, except for the address expansion registers V, U, T, and W, are mapped to the internal RAM.




Figure 3-1. Configuration of General-Purpose Register

Caution Although R4, R5, R6, R7, RP2, and RP3 can be used as X, A, C, B, AX, and BC registers, respectively, by setting the RSS bit of PSW to 1, do not use this function. The function of the RSS bit is planned to be deleted from the future models in the 78K/IV Series.


### 3.1.2 Other CPU registers

### (1) Program counter

The program counter of the  $\mu$ PD784927 is 20 bits wide. The value of the program counter is automatically updated as the program is executed.

### (2) Program status word

This is a register that holds the various statuses of the CPU. Its contents are automatically updated as the program is executed.



**Note** The RSS flag is provided to maintain compatibility with the microcomputers in the 78K/III Series. Always clear this flag to 0 except when the software of the 78K/III Series is used.

### (3) Stack pointer

This is a 24-bit pointer that holds the first address of the stack.

Be sure to write 0 to the high-order 4 bits.



# 3.2 Memory Space

A memory space of 1M bytes can be accessed. The mapping of the internal data area (special function registers and internal RAM) can be selected by using the LOCATION instruction. The LOCATION instruction must be always executed after reset has been cleared, and cannot be used more than once.

### ★ (1) When LOCATION 0H instruction is executed

Part Number	Internal Data Area	Internal ROM Area
μPD784927, 784927Y	0F700H-0FFFFH	00000H-0F6FFH 10000H-17FFFH
μPD784928, 784928Y	0F100H-0FFFFH	00000H-0F0FFH 10000H-1FFFFH


**Remark** The area of the internal ROM overlapping the internal data area cannot be used when the LOCATION 0 instruction is executed.

Part Number	Unusable Area
μPD784927, 784927Y	0F700H-0FFFFH (2304 bytes)
μPD784928, 784928Y	0F100H-0FFFFH (3840 bytes)

# ★ (2) When LOCATION 0FH instruction is executed

Part Number	Internal Data Area	Internal ROM Area
μPD784927, 784927Y	FF700H-FFFFFH	00000H-17FFFH
μPD784928, 784928Y	FF100H-FFFFFH	00000H-1FFFFH

Figure 3-2. Memory Map of  $\mu$ PD784927, 784927Y



- Notes 1. Accessed in external memory expansion mode
  - 2. The 2304 bytes in this area can be used as an internal ROM only when the LOCATION 0FH instruction is executed.
  - 3. When LOCATION 0H instruction is executed: 96000 bytes, when LOCATION 0FH instruction is executed: 98304 bytes
  - **4.** Base area or entry area for reset or interrupt. Excluding the internal RAM for reset.

Figure 3-3. Memory Map of  $\mu$ PD784928, 784928Y

### When LOCATION 0H instruction is executed When LOCATION 0FH instruction is executed FFFFFH FFFDFH FFFD0H Special function registers (SFRs) **FFFFFH** Note 1 (256 bytes) FFF00H 0FEFFH FFEFFH FFEFF Cannot be used Internal RAM General-purpose registers (3584 bytes) (128 bytes) 0FE80H FFE80H FF100H 0FE7FH FFE7FH FF0FFH 20000H 1FFFFH Internal ROM (65536 bytes) FFE3BH 0FE3BH 10000H Macro service control 0FFFFH Special function registers (SFRs) word area (54 bytes) 0FE06H FFE06H 0FFD0H Note 1 OFF00H (256 bytes) Data area (512 bytes) **OFEFFH** 0FD00H FFD00H 0FCFFH **FFCFFH** Internal RAM Program/data area (3584 bytes) (3072 bytes) 0F100H FF100H Cannot be used 0F100H 0F0FFH 1FFFFH 10000H Note 2 0F0FFH Program/data areaNote 3 Note 4 01000H Internal ROM 00FFFH (61696 bytes) CALLF entry area (2K bytes) 20000H 00800H 1FFFFH 007FFH 00080H 0007FH Note 4 CALLT table area Internal ROM (64 bytes) 00040H (128K bytes) 0003FH Vector table area (64 bytes) 00000H 00000H 00000H

Notes 1. Accessed in external memory expansion mode

- 2. The 3840 bytes in this area can be used as an internal ROM only when the LOCATION 0FH instruction is executed.
- 3. When LOCATION 0H instruction is executed: 127232 bytes, when LOCATION 0FH instruction is executed: 131072 bytes
- 4. Base area or entry area for reset or interrupt. Excluding the internal RAM for reset.

### 3.3 Special Function Registers (SFRs)

Special function registers are assigned special functions and mapped to a 256-byte space of addresses FF00H through FFFFH. These registers include mode registers and control registers that control the internal peripheral hardware units.

Caution Do not access an address to which no SFR is assigned. If such an address is accessed by mistake, the  $\mu$ PD784927 may be deadlocked. This deadlock can be cleared only by reset input.

Table 3-1 lists the special function registers (SFRs). The meanings of the symbols in this table are as follows:

Symbol	Abbreviation	of an	SFR.	This	abbreviation	on is reserve	d for NEC's	assembler
	(RA78K4).	With a	C comp	oiler (	(CC78K4),	the abbreviat	ion can be ι	ised as sfr
	variable by t	he #pr	agma si	fr inst	truction.			

• R/W ...... Indicates whether the SFR in question can be read or written.

R/W: Read/write : Read only : Write only

• Bit length ...... Indicates the bit length (word length) of the SFR.

• Bit units for manipulation ...... Indicates bit units in which the SFR in question can be manipulated. An SFR that can be manipulated in 16-bit units can be used as the operand sfrp of an instruction. Specify an even address to manipulate this SFR.

> An SFR that can be manipulated in 1-bit units can be used for a bit manipulation instruction.

• After clearing reset ...... Indicates the status of each register immediately after clearing reset.

Caution The addresses shown in Table 3-1 are used when the LOCATION 0H instruction is executed. Add "F0000H" to the address values shown in the table when the LOCATION 0FH instruction is executed.

Table 3-1. Special Function Registers (1/5)

Address	Special Function Register (SFR) Name	Symbol	R/W	Bit	Bit Units	for Man	ipulation	After Clearing
				Length	1 bit	8 bits	16 bits	Reset
FF00H	Port 0	P0	R/W	8	0	0	_	Undefined
FF02H	Port 2	P2	R	8	0	0	_	
FF03H	Port 3	P3	R/W	8	0	0	_	
FF04H	Port 4	P4		8	0	0	_	
FF05H	Port 5	P5		8	0	0	_	
FF06H	Port 6	P6		8	0	0	_	
FF07H	Port 7	P7	R	8	0	0	_	
FF08H	Port 8	P8	R/W	8	0	0	_	
FF09H	Port 9	P9		8	0	0	_	
FF0AH	Port 10	P10	R	8	0	0	_	
FF0BH	Port 11	P11		8	0	0	_	
FF0EH	Port 0 buffer register L	P0L	R/W	8	0	0	_	
FF0FH	Port 0 buffer register H	P0H		8	0	0	_	
FF10H	Timer 0 compare register 0	CR00		16	_	_	0	Cleared to 0
FF11H	Event counter compare register 0	ECC0	W	8	_	0	_	
FF12H	Timer 0 compare register 1	CR01	R/W	16	_	_	0	
FF13H	Event counter compare register 1	ECC1	W	8	_	0	_	
FF14H	Timer 0 compare register 2	CR02	R/W	16	_	_	0	
FF15H	Event counter compare register 2	ECC2	W	8	_	0	_	
FF16H	Timer 1 compare register 0	CR10	R/W	16	_	_	0	
FF17H	Event counter compare register 3	ECC3	W	8	_	0	_	
FF18H	Timer 1 compare register 1	CR11	R/W	16	_	_	0	
FF1AH	Timer 1 compare register 2	CR12	R	16	_	_	0	
FF1CH	Timer 1 compare register 3	CR13	R/W	16	_	_	0	
FF1EH	Timer 2 compare register 0	CR20		16	_	_	0	
FF20H	Port 0 mode register	PM0		8	0	0	_	FFH
FF23H	Port 3 mode register	РМ3		8	0	0	_	
FF24H	Port 4 mode register	PM4		8	0	0	_	
FF25H	Port 5 mode register	PM5		8	0	0	_	
FF26H	Port 6 mode register	PM6		8	0	0	_	
FF28H	Port 8 mode register	PM8		8	0	0	_	FDH
FF29H	Port 9 mode register	PM9		8	0	0	_	7FH
FF2EH	Real-time output port 0 control register	RTPC		8	0	0	_	00H
FF30H	Timer counter 0	TM0	R	16	_	_	0	Cleared to 0
FF31H	Event counter	EC	R/W	8		0	_	
FF32H	Timer counter 1	TM1	R	16	_	_	0	
FF34H	Free running counter (bits 0-15)	FRCL		16	_	_	0	0000H
FF35H	Free running counter (bits 16-21)	FRCH		8	_	0	_	00H
FF36H	Timer counter 2	TM2		16		_	0	Cleared to 0

Table 3-1. Special Function Registers (2/5)

Address	Special Function Register (SFR) Name	Symbol	R/W	Bit	Bit Units	for Man	ipulation	After Clearing
				Length	1 bit	8 bits	16 bits	Reset
FF38H	Timer control register 0	TMC0	R/W	8	0	0	_	00H
FF39H	Timer control register 1	TMC1		8	0	0	_	
FF3AH	Timer control register 2	TMC2		8	0	0	_	
FF3BH	Timer control register 3	TMC3		8	0	0	_	00×0000
FF3CH	Timer counter 3	TM3	R	16	_	_	0	Cleared to 0
FF3DH	Timer control register 4	TMC4	R/W	8	0	0	_	××000000
FF3EH	Timer counter 4	TM4	R	16	_	_	0	Cleared to 0
FF43H	Port 3 mode control register	PMC3	R/W	8	0	0	_	00H
FF48H	Port 8 mode control register	PMC8		8	0	0	_	
FF4BH	Control mode select register	CMS		8	0	0	_	
FF4DH	Trigger source select register 0	TRGS0		8	0	0	_	
FF4EH	Pull-up resistor option register L	PUOL		8	0	0	_	
FF4FH	Pull-up resistor option register H	PUOH		8	0	0	_	
FF50H	Input control register	ICR		8	0	0	_	10H
FF51H	Up/down counter count register	UDC		8	_	0	_	Undefined
FF52H	Event divider counter	EDV	R	8	_	0	_	Cleared to 0
FF53H	Capture mode register	CPTM	R/W	8	0	0	_	00H
FF54H	Timer counter 5	TM5	R	16	_	_	0	Cleared to 0
FF56H	Timer 3 capture register 0	CPT30		16	_	_	0	
FF58H	Timer 0 output mode register	TOM0	W	8	_	0	_	××000000
FF59H	Timer 0 output control register	TOC0		8	_	0	_	00H
FF5AH	Timer 1 output mode register	TOM1 <sup>Note 1</sup>	R/W	8	_	0	_	80H
FF5BH	Timer 1 output control register	TOC1	W	8	_	0	_	00H
FF5CH	Timer 3 compare register 0	CR30	R/W	16	_	_	0	Cleared to 0
FF5EH	Timer 3 compare register 1	CR31		16	_	_	0	
FF60H	Port 8 buffer register L	P8L		8	0	0	_	000×0×0×
FF63H	Up/down counter compare register	UDCC	W	8	_	0	_	Undefined
FF65H	Trigger source select register 1	TRGS1	R/W	8	0	0	_	00H
FF66H	Port 6 mode control register	PMC6		8	0	0	_	
FF68H	A/D converter mode register	ADM		16	_	_	0	0000H
		ADMLNote 2		8	0	0	_	
FF6AH	A/D conversion result register	ADCR	R	8	_	0	_	Undefined
FF6CH	Hardware watch counter 0	HW0	R/W	16	_	_	0	Not affected
FF6EH	Hardware watch counter 1	HW1	R	16	_	_	0	by reset
FF6FH	Watch mode register	WM	R/W	8	0	0	_	00××0×00
FF70H	PWM control register 0	PWMC0		8	0	0	_	05H

Notes 1. When the TOM1 is read, the write sequence of the REC driver is read (bits 0 and 1).

2. ADML is the low-order 8 bits of ADM and can be manipulated in 1- or 8-bit units.

Table 3-1. Special Function Registers (3/5)

Address	Special Function Register (SFR) Name	Symbol	R/W	Bit	Bit Units	for Man	ipulation	After Clearing
				Length	1 bit	8 bits	16 bits	Reset
FF71H	PWM control register 1	PWMC1	R/W	8	0	0	_	15H
FF72H	PWM0 modulo register	PWM0		16	_	_	0	0000H
FF73H	PWM2 modulo register	PWM2		8	_	0	_	00H
FF74H	PWM1 modulo register	PWM1	7	16	_	_	0	0000H
FF75H	PWM3 modulo register	PWM3		8	_	0	_	00H
FF76H	PWM5 modulo register	PWM5		16	_	_	0	0000H
FF77H	PWM4 modulo register	PWM4		8	_	0	_	00H
FF78H	Event divider control register	EDVC	W	8	_	0	_	Cleared to 0
FF79H	Clock output mode register	CLOM	R/W	8	0	0	_	00H
FF7AH	Timer 4 capture/compare register 0	CR40		16	_	_	0	Cleared to 0
FF7BH	Clock control register	CC		8	0	0	_	00H
FF7CH	Timer 4 capture register 1	CR41	R	16	_	_	0	Cleared to 0
FF7DH	Capture/compare control register	CRC	W	8	_	0	_	00H
FF7EH	Timer 5 compare register	CR50	R/W	16	_	_	0	Cleared to 0
FF80H	I <sup>2</sup> C control register	IICC		8	0	0	_	00H
FF82H	I <sup>2</sup> C clock select register	IICCL		8	0	0	_	
FF84H	Serial mode register 1	CSIM1		8	0	0	_	
FF85H	Serial shift register 1	SIO1		8	_	0	_	Undefined
FF86H	Slave address register	SVA		8	0	0	_	00H
FF88H	Serial mode register 2	CSIM2		8	0	0	_	
FF89H	Serial shift register 2	SIO2		8	_	0	_	Undefined
FF8AH	Serial control register 2	CSIC2		8	_	0	_	00H
FF8CH	I <sup>2</sup> C bus status register <sup>Note</sup>	IICS	R	8	0	0	_	
FF8EH	I <sup>2</sup> C bus shift register <sup>Note</sup>	IIC	R/W	8	0	0	_	
FF90H	Amplifier mode register 2	AMPM2		8	0	0	_	
FF91H	Head amplifier switch output control register	HAPC		8	0	0	_	
FF94H	Amplifier control register	AMPC		8	0	0	_	
FF95H	Amplifier mode register 0	AMPM0		8	0	0	_	
FF96H	Amplifier mode register 1	AMPM1		8	0	0	_	
FF97H	Gain control register	CTLM		8	0	0	_	
FF98H	VISS detection circuit shift register 0	VSFT0		16	_	_	0	0000H
FF99H								
FF9AH	VISS detection circuit shift register 1	VSFT1		16	_	_	0	
FF9BH								
FFA0H	External interrupt mode register	INTM0		8	0	0	_	000000×0
FFA1H	External capture mode register 1	INTM1		8	0	0	_	00H
FFA2H	External capture mode register 2	INTM2		8	0	0	_	
FFA3H	VISS detection circuit control register	VDC		8	0	0	_	

**Note** These registers are provided for the  $\mu$ PD784928Y subseries only.

Table 3-1. Special Function Registers (4/5)

Address	Special Function Register (SFR) Name	Sym	bol	R/W	Bit	Bit Units	for Man	ipulation	After Clearing
					Length	1 bit	8 bits	16 bits	Reset
FFA4H	VISS detection circuit up/down counter register	VUI	VUDC		8	_	0	_	00H
FFA5H	VUDC value setting register	VUD	ST		8	_	0	_	
FFA6H	Key interrupt control register	KE,	/C		8	0	0	_	70H
FFA7H	VISS pulse pattern setting register	VP	S		8	_	0	_	00H
FFA8H	In-service priority register	ISF	'R	R	8	0	0	_	
FFAAH	Interrupt mode control register	IM	С	R/W	8	0	0	_	80H
FFACH	Interrupt mask flag register	MK0L	MK0		8	0	0	0	FFH
FFADH		MK0H	IVIICO		8	0	0		
FFAEH		MK1L	MK1		8	0	0	0	
FFAFH		MK1H	IVIIXI		8	0	0		
FFB0H	FRC capture register 0L	СРТ	OL.	R	16	_	_	0	Cleared to 0
FFB1H	FRC capture register 0H	CPT	ОН		8	_	0	_	
FFB2H	FRC capture register 1L	СРТ	1L		16	_	_	0	
FFB3H	FRC capture register 1H	CPT	1H		8	_	0	_	
FFB4H	FRC capture register 2L	СРТ	2L		16	_	_	0	
FFB5H	FRC capture register 2H	CPT	2H		8	_	0	_	
FFB6H	FRC capture register 3L	СРТ	3L		16	_	_	0	
FFB7H	FRC capture register 3H	CPT	3H		8	_	0	_	
FFB8H	FRC capture register 4L	СРТ	4L		16	_	_	0	
FFB9H	FRC capture register 4H	CPT	4H		8	_	0	_	
FFBAH	FRC capture register 5L	СРТ	5L		16	_	_	0	
FFBBH	FRC capture register 5H	CPT	5H		8	_	0	_	
FFBDH	V <sub>SYNC</sub> separation circuit control register	VS	С	R/W	8	0	0	_	00H
FFBEH	Vsync separation circuit up/down counter register	VSU	DC		8	_	0	_	
FFBFH	V <sub>SYNC</sub> separation circuit compare register	VSC	MP		8	_	0	_	FFH
FFC0H	Standby control register	STE	3C		8	_	0	_	0011×000
FFC4H	Execution speed select register	IM	И	W	8	_	0	_	20H
FFCEH	CPU clock status register	PC	S	R	8	0	0	_	00H
FFCFH	Oscillation stabilization time specification register	OSTS		W	8	_	0	_	
FFE0H	Interrupt control register (INTP0)	PIC	0	R/W	8	0	0	_	43H
FFE1H	Interrupt control register (INTCPT3)	CPT	IC3		8	0	0	_	
FFE2H	Interrupt control register (INTCPT2)	CPT	IC2		8	0	0	_	
FFE3H	Interrupt control register (INTCR12)	CRIC	212		8	0	0	_	
FFE4H	Interrupt control register (INTCR00)	CRIC	000		8	0	0	_	
FFE5H	Interrupt control register (INTCLR1)	CLR	IC1		8	0	0	_	
FFE6H	Interrupt control register (INTCR10)	CRIC	210		8	0	0	_	

Table 3-1. Special Function Registers (5/5)

Address	Special Function Register (SFR) Name	Symbol	R/W	Bit	Bit Units	for Man	ipulation	After Clearing
				Length	1 bit	8 bits	16 bits	Reset
FFE7H	Interrupt control register (INTCR01)	CRIC01	R/W	8	0	0	_	43H
FFE8H	Interrupt control register (INTCR02)	CRIC02		8	0	0	_	
FFE9H	Interrupt control register (INTCR11)	CRIC11		8	0	0	_	
FFEAH	Interrupt control register (INTCPT1)	CPTIC1		8	0	0	_	
FFEBH	Interrupt control register (INTCR20)	CRIC20		8	0	0	_	
FFECH	Interrupt control register (INTIIC)Note 1	IICIC		8	0	0	_	
FFEDH	Interrupt control register (INTTB)	TBIC		8	0	0	_	
FFEEH	Interrupt control register (INTAD)	ADIC		8	0	0	_	
FFEFH	Interrupt control register (INTP2)Note 2	PIC2		8	0	0	_	
	Interrupt control register (INTCR40)Note 2	CRIC40						
FFF0H	Interrupt control register (INTUDC)	UDCIC		8	0	0	_	
FFF1H	Interrupt control register (INTCR30)	CRIC30		8	0	0	_	
FFF2H	Interrupt control register (INTCR50)	CRIC50		8	0	0	_	
FFF3H	Interrupt control register (INTCR13)	CRIC13		8	0	0	_	
FFF4H	Interrupt control register (INTCSI1)	CSIIC1		8	0	0	_	
FFF5H	Interrupt control register (INTW)	WIC		8	0	0	_	×1000011
FFF6H	Interrupt control register (INTVISS)	VISIC		8	0	0	_	43H
FFF7H	Interrupt control register (INTP1)	PIC1		8	0	0	_	
FFF8H	Interrupt control register (INTP3)	PIC3		8	0	0	_	
FFFAH	Interrupt control register (INTCSI2)	CSIIC2		8	0	0	_	

**Notes 1.**  $\mu$ PD784928Y subseries only.

2. PIC2 and CRIC40 are at the same address (register).

### 3.4 Ports

The  $\mu$ PD784927 is provided with the ports shown in Figure 3-3. Table 3-2 shows the function of each port.




Figure 3-4. Port Configuration

Table 3-2. Port Function

Name	Pin Name	Function	Specification of Pull-up Resistor
Port 0	P00-P07	Can be set in input or output mode in 1-bit units.	Pull-up resistors are connected to all pins in input mode.
Port 2	P20-P23	Input port	Pull-up resistors are connected to pins P22 and P23.
Port 3	P30-P37	Can be set in input or output mode in 1-bit units.	Pull-up resistors are connected to all pins in input mode.
Port 4	P40-P47	Can be set in input or output mode in 1-bit units. Can directly drive LED.	
Port 5	P50-P57	Can be set in input or output mode in	
Port 6	P60-P67	1-bit units.	
Port 7	P70-P77	Input port	Pull-up resistor is not provided.
Port 8	P80, P82-P87	Can be set in input or output mode in	Pull-up resistors are connected to all pins
Port 9	P90-P96	1-bit units.	in input mode.
Port 10	P100-P103	Input port	Pull-up resistor is not provided.
Port 11	P110-P113		

### 3.5 Real-Time Output Port

A real-time output port consists of a port output latch and a buffer register (refer to Figure 3-5).

The function to transfer the data prepared in advance in the buffer register to the output latch when a trigger such as a timer interrupt occurs, and output the data to an external device is called a real-time output function. A port used in this way is called a real-time output port (RTP).

Table 3-3 shows the real-time output ports of the  $\mu$ PD784927.

Table 3-4 shows the trigger sources of RTPs.

Figure 3-5. Configuration of RTP




Table 3-3. Bit Configuration of RTP

RTP	Shared with:	Number of Bits of Real-Time Output Data	Number of Bits That Can Be Specified as RTP	Remark
RTP0	Port 0	4 bits × 2 channels or 8 bits × 1 channel	4-bit units	_
RTP8	Port 8	1 bit × 1 channel and 2 bits × 1 channel	1-bit units	Pseudo VsyNc output: 1 channel (RTP80) Head amplifier switch: 1 channel (RTP82) Chrominance rotation signal output: 1 channel (RTP83)

Table 3-4. Trigger Sources of RTP


RTP	Trigger Source	INTCR00	INTCR01	INTCR02	INTCR13	INTCR50	INTP0	Remark
RTP0	High-order 4 bits		0					
	Low-order 4 bits			0			0	
	All 8 bits			0			0	
RTP8	Bit 0		0	0	0	0		Note 1
	Bits 2 and 3	0						Note 2

Notes 1. Select one of the four trigger sources.

2. When the real-time output port mode is set by the port mode control register 8 (PMC8), the HASW and ROT-C signals that are set by the head amplifier switch output control register (HAPC) are directly output. The HASW and ROT-C signals are synchronized with HSW output (TM0-CR00 coincidence signal). However, the set signal is output immediately when the HAPC register is rewritten.


Figures 3-6 and 3-7 show the block diagrams of RTP0 and RTP8. Figure 3-8 shows the types of RTP output trigger sources.

Figure 3-6. Block Diagram of RTP0



Remark INTCR01: TM0-CR01 coincidence signal INTCR02: TM0-CR02 coincidence signal

Figure 3-7. Block Diagram of RTP8



Real-time output port 0 control register (RTPC) INTP0 🔘 TM0 Selector Trigger of P0H Trigger of P0L CR00 Interrupt and timer output CR01 ► Trigger of P82 and P83 CR02 Selector ➤ Trigger of P80 TM1 Trigger source select register 0 (TRGS0) CR10 Interrupt and timer output CR11 Capture CR12 Interrupt CR13 TM5 CR50 ► Interrupt

Figure 3-8. Types of RTP Output Trigger Sources


RTP80 can output low-level, high-level, and high-impedance values real-time.

Because RTP80 can superimpose a horizontal sync signal, it can be used to create pseudo vertical sync signal. When RTP80 is set in the pseudo Vsync output mode, it repeatedly outputs a specific pattern when an output trigger occurs.

Figure 3-9 shows the operation timing of RTP80.

Figure 3-9. Example of Operation Timing of RTP80

# (a) When Hsync signal is superimposed



# (b) Pseudo Vsync output mode



# 3.6 Super Timer Unit

The  $\mu$ PD784927 is provided with a super timer unit that consists of the timers, and VCR special circuits such as a VISS detection circuit and a VsyNc separation circuit, etc., shown in Table 3-5.

Table 3-5. Configuration of Super Timer Unit

Unit Name	Timer/Counter	Resolution	Maximum Count Time	Register	Remark
Timer 0	TM0	1 μs	65.5 ms	CR00	Controls delay of video head switching signal
	(16-bit timer)			CR01	Controls delay of audio head switching signal
				CR02	Controls pseudo VsyNc output timing
	EC	_	_	ECC0, ECC1,	Creates internal head switching signal
	(8-bit counter)			ECC2, ECC3	
Free	FRC	125 ns	524 ms	CPT0	Detects reference phase (to control drum phase)
running	(22-bit counter)			CPT1	Detects phase of drum motor (to control drum
counter					phase)
				CPT2	Detects speed of drum motor (to control drum
					speed)
				CPT3	Detects speed of capstan motor (to control speed
					of capstan motor)
				CPT4, CPT5	Detects remaining tape for reel FG
Timer 1	TM1	1 μs	65.5 ms	CR10	Playback: Creates internal reference signal
	(16-bit timer)				Recording: Buffer oscillator in case V <sub>SYNC</sub> is
					missing
				CR11	Controls RECCTL output timing
				CR12	Detects phase of capstan motor (to control capstan
					phase)
				CR13	Controls Vsync mask as noise preventive measures
	TM3	1 μs or	65.5 ms or	CR30, CR31	Controls duty detection timing of PBCTL signal
	(16-bit timer)	1.1 μs	71.5 ms	CPT30	Measures cycle of PBCTL signal
	EDV	_	_	EDVC	Divides CFG signal frequency
	(8-bit counter)				
Timer 2	TM2	1 μs	65.5 ms	CR20	Can be used as interval timer (to control system)
	(16-bit timer)				
Timer 4	TM4	2 μs	131 ms	CR40	Detects duty of remote controller signal (to decode
	(16-bit timer)				remote controller signal)
				CR41	Measures cycle of remote controller signal (to de
					code remote controller signal)
Timer 5	TM5	2 μs	131 ms	CR50	Can be used as interval timer (to control system)
	(16-bit timer)				
Up/down	UDC	_	_	UDCC	Creates linear tape counter
counter	(5-bit counter)				
PWM		_	_	PWM0, PWM1,	16-bit resolution (carrier frequency: 62.5 kHz)
output unit				PWM5	
				PWM2, PWM3,	8-bit resolution (carrier frequency: 62.5 kHz)
				PWM4	

#### (1) Timer 0 unit

Timer 0 unit creates head switching signal and pseudo V<sub>SYNC</sub> output timing from the PG and FG signals of the drum motor.

This unit consists of an event counter (EC: 8 bits), compare registers (ECC0 through ECC3), a timer (TM0: 16 bits), and compare registers (CR00 through CR02).

A signal indicating coincidence between the value of timer 0 and the value of a compare register can be used as the output trigger of the real-time output port.

# (2) Free running counter unit

The free running counter unit detects the speed and phase of the drum motor, and the speed and reel speed of the capstan motor.

This unit consists of a free running counter (FRC), capture registers (CPT0 through CPT5), a VsyNc separation circuit, and a HsyNc separation circuit.

# (3) Timer 1 unit


Timer 1 unit is a reference timer unit synchronized with the frame cycle and creates the RECCTL signal, detects the phase of the capstan motor, and detects the duty factor of the PBCTL signal. This unit consists of the following three groups:

- Timer 1 (TM1), compare registers (CR10, CR11, and CR13), and capture register (CR12)
- Timer 3 (TM3), compare registers (CR30 and CR31), and capture register (CPT30)
- Event divider counter (EDV) and compare register (EDVC)

The TM1-CR13 coincidence signal can be used for automatic unmasking of V<sub>SYNC</sub> or as the output trigger of the real-time output port.

NEC.

Figure 3-10. Block Diagram of Super Timer Unit (TM0, FRC, TM1)




#### (4) Timer 2 unit

Timer 2 unit is a general-purpose 16-bit timer unit.

This unit consists of a timer (TM2) and a compare register (CR20).

The timer is cleared when the TM2-CR20 coincidence signal occurs, and at the same time, an interrupt request is generated.

Figure 3-11. Block Diagram of Timer 2 Unit




# (5) Timer 4 unit

Timer 4 unit is a general-purpose 16-bit timer unit.

This unit consists of a timer (TM4), a capture/compare register (CR40), and a capture register (CR41). The value of the timer is captured to CR40/CR41 when the INTP2 signal is input. This timer can be used to decode a remote controller signal.

Figure 3-12. Block Diagram of Timer 4 Unit




#### (6) Timer 5 unit

Timer 5 unit is a general-purpose 16-bit timer unit.

This unit consists of a timer (TM5) and a compare register (CR50).

The timer is cleared by the TM5-CR50 coincidence signal, and at the same time, an interrupt request is generated.

Figure 3-13. Block Diagram of Timer 5 Unit




#### (7) Up/down counter unit

The up/down counter unit is a counter that realizes a linear time counter.

This unit consists of an up/down counter (UDC) and a compare register (UDCC).

The up/down counter counts up the rising edges of PBCTL and counts down the falling edges of PBCTL. When the value of the up/down counter coincides with the value of the compare register, or when the counter underflows, an interrupt request is generated.


Figure 3-14. Block Diagram of Up/Down Counter Unit



# (8) PWM output unit

The PWM output unit has three 16-bit accuracy output lines (PWM0, PWM1, and PWM5) and 8-bit accuracy output lines (PWM2 through PWM4). The carrier frequency of all the output lines is 62.5 kHz (fclk = 8 MHz). PWM0 and PWM1 can be used to control the drum motor and capstan motor.

Figure 3-15. Block Diagram of 16-Bit PWM Output Unit




Internal bus PWM2 PWM3 PWM4 PWMC1 8-bit comparator 8-bit comparator 8-bit comparator Output control - © PWM4 circuit 16 MHz -PWM counter Output control -⊚PWM3 circuit Output control - © PWM2 circuit

Figure 3-16. Block Diagram of 8-Bit PWM Output Unit


(9) VISS detection circuit

Figure 3-17. Block Diagram of VISS Detection Circuit



# (10) VSYNC separation circuit

Figure 3-18. Block Diagram of VSYNC Separation Circuit



# 3.7 Serial Interface

The  $\mu$ PD784927 is provided with the serial interfaces shown in Table 3-6.


Data can be automatically transmitted or received through these serial interfaces, when the macro service is used.

Table 3-6. Types of Serial Interfaces

Name	Function
Serial interface channel 1	<ul> <li>Clocked serial interface (3-wire)</li> <li>Bit length: 8 bits</li> <li>Clock rate: External clock/31.25 kHz/62.5 kHz/125 kHz/250 kHz/500 kHz/1 MHz (fclk = 8 MHz)</li> <li>MSB first/LSB first selectable</li> </ul>
Serial interface channel 2	<ul> <li>Clocked serial interface (3-wire)</li> <li>Bit length: 8 bits</li> <li>Clock rate: External clock/31.25 kHz/62.5 kHz/125 kHz/250 kHz/500 kHz/1 MHz (fclk = 8 MHz)</li> <li>MSB first/LSB first selectable</li> <li>BUSY/STRB control function</li> </ul>
Serial interface channel 3	I <sup>2</sup> C bus interface For multimaster

# (1) Serial interface channels 1, 2

Figure 3-19. Block Diagram of Serial Interface Channel n (n = 1 or 2)




Remark The circuits enclosed in the broken line are provided to serial interface channel 2 only.

# (2) Serial interface channel 3 ( $\mu$ PD784928Y subseries only)

This channel transfers 8-bit data with multiple devices using two lines: serial clock (SCL) and serial data bus (SDA).

It conforms to the  $I^2C$  bus format, and can output a "start condition", "data", and "stop condition" onto the serial data bus during transmission. This data is automatically detected by hardware during reception. SCL and SDA are open-drain output pins and therefore, must be connected with a pull-up resistor.

Figure 3-20. Serial Interface Channel 3



#### 3.8 A/D Converter

The  $\mu$ PD784927Y has an analog-to-digital (A/D) converter with 12 multiplexed analog inputs (ANI0 through ANI11). This A/D converter is of successive approximation type, and the conversion result is held by an 8-bit A/D conversion result register (ADCR) (conversion time: 10  $\mu$ s at fclk = 8 MHz).

A/D conversion can be started in the following two modes:

- Hardware start: Conversion is started by a hardware trigger<sup>Note</sup>.
- Software start: Conversion is started by setting a bit of the A/D converter mode register (ADM).

After conversion has been started, the A/D converter operates in the following modes:

- Scan mode: Sequentially selects more than one analog input to obtain data to be converted from all the pins.
- Select mode: Use only one pin for analog input to obtain successive data to be converted.

When the conversion result is transferred to ADCR, interrupt request INTAD is generated. By processing this interrupt with the macro service, the conversion result can be successively transferred to memory.

A mode in which starting A/D conversion of the next pin is kept pending until the value of ADCR is read is also available. When this ode is used, reading the conversion result by mistake when timing is shifted because an interrupt is disabled can be prevented.

**Note** A hardware trigger is the following coincidence signals, one of which is selected by the trigger source select register 1 (TRGS1):

- TM0-CR01 coincidence signal
- TM0-CR02 coincidence signal
- TM1-CR13 coincidence signal
- TM5-CR50 coincidence signal

ADM.7 (CS) ANIO 🕥 Series resistor string Sample & hold circuit ANI1 ( 1 <u>: ON</u>O Input selector O AVREF ANI2 🔘 ANI3 R/2 Voltage comparator Tap selector ANI11 © Successive approximation register (SAR) R/2 TM0-CR01 coincidence Conversion Selector trigger TM0-CR02 coincidence O AVss2 Control circuit INTAD TM1-CR13 coincidence A/D conversion TM5-CR50 coincidence 8 end interrupt Trigger enable Delay detection Trigger source select register 1 circuit (TRGS1) A/D conversion result A/D converter mode register (ADCR) register (ADM) (∫16 8 Internal bus

Figure 3-21. Block Diagram of A/D Converter

# 3.9 VCR Analog Circuits

The  $\mu$ PD784927 is provided with the following VCR analog circuits:

- · CTL amplifier
- RECCTL driver (rewritable)
- DPG amplifier
- DFG amplifier
- DPFG separation circuit (ternary separation circuit)
- · CFG amplifier
- Reel FG comparator (2 channels)
- · CSYNC comparator

#### (1) CTL amplifier/RECCTL driver

The CTL amplifier is used to amplify the playback control (PBCTL) signal that is reproduced from the CTL signal recorded on a VCR tape.


The gain of the CTL amplifier is set by the gain control register (CTLM). Thirty-two types of gains can be set in increments of about 1.78 dB.

The  $\mu$ PD784927 is also provided with a gain control signal generation circuit that monitors the status of the amplifier output to perform optimum gain control by software. The gain control signal generation circuit generates a CTL detection flag that identifies the amplitude status of the CTL amplifier output. By using this CTL detection flag, the gain of the CTL amplifier can be optimized.

The RECCTL driver writes a control signal onto a VCR tape.

This driver operates in two modes: REC mode that is used for recording, and rewrite mode used to rewrite the VISS signal. The output status of the RECCTL± pin is changed by hardware, by using the timer output from the super timer unit as a trigger.

Figure 3-22. Block Diagram of CTL Amplifier and RECCTL Driver




#### (2) DPG amplifier, DFG amplifier, and DFPG separation circuit

The DPG amplifier converts the drum PG (DPG) signal that indicates the phase information of the drum motor into a logic signal.

The DFG amplifier amplifies the drum FG (DFG) signal that indicates the speed information of the drum motor. The DPFG separation circuit (ternary separation circuit) separates a drum PFG (DPFG) signal having speed and phase information into a DFG and DPG signals.

Figure 3-23. Block Diagram of DPG Amplifier, DFG Amplifier, and DPFG Separation Circuit



### (3) CFG amplifier

The CFG amplifier amplifies the capstan FG (CFG) signal that indicates the speed information of the capstan motor. This amplifier consists of an operational amplifier and a comparator. The gain of the operational amplifier is set by using an external resistor.

When the gain of the operational amplifier is set to 50 dB, the output duty accuracy of the CFG signal can be improved to  $50.0 \pm 0.3\%$ .




Figure 3-24. Block Diagram of CFG Amplifier

#### (4) Reel FG comparators

The reel FG comparator converts a reel FG signal that indicates the speed information of the reel motor into a logic signal. Two comparators, one for take-up and the other for supply, are provided.





Figure 3-25. Block Diagram of Reel FG Comparators

#### (5) CSYNC comparator

The CSYNC comparator converts the COMPSYNC signal into a logic signal.


Figure 3-26. Block Diagram of COMPSYNC Comparator



#### (6) Reference amplifier

The reference amplifier generates a reference voltage (VREF) to be supplied to the internal amplifiers and comparators of the  $\mu$ PD784927.

Figure 3-27. Block Diagram of Reference Amplifier



Remark Multiple reference amplifiers are provided to assure the accuracy of the amplifiers and comparators.

#### (7) Analog circuit monitor function

This function is to output the following signals to port pins, and is mainly used for debugging.

- Comparator output of CTL amplifier → CTLMON (multiplexed port: P67)
- Comparator output of CFG amplifier → CFGMON (multiplexed port: P66)
- Comparator output of DPG amplifier → DPGMON (multiplexed port: P65)
- Comparator output of DFG amplifier → DFGMON (multiplexed port: P64)

#### 3.10 Watch Function

The  $\mu$ PD784927 has a watch function that counts the overflow signals of the watch timer by hardware. As the clock, the subsystem clock (32.768 kHz) is used.

Because this watch function is independent of the CPU, it can be used even while the CPU is in the standby mode (STOP mode) or is reset. In addition, this function can be used at a low voltage of  $V_{DD} = 2.7 \text{ V (MIN.)}$ .

Therefore, by using only the watch function with the CPU set in the standby mode or reset, a watch operation can be performed at a low voltage and low current consumption.

In addition, the watch function can also be used while the CPU is in the normal operation mode, because a dedicated counter is provided.

The watch function can be used to count up to about 17 years of data.

The hardware watch counters (HW0 and HW1) are shared with external input counters. These counters execute counting at the falling edge of input to the P65 pin, and can be used to count the Hsync signals.




Figure 3-28. Block Diagram of Watch Counter

#### 3.11 Clock Output Function


The  $\mu$ PD784927 can output a square wave (with a duty factor of 50%) to the P60/STRB/CLO pin as the operating clock for the peripheral devices or other microcomputers. To enable or disable the clock output, and to set the frequency of the clock, the clock output mode register (CLOM) is used.

When setting the frequency, the division ratio can be set to fclk/n (where n = 1, 2, 4, 8, 16, 32, 64, or 128) (<math>fclk/n) = fosc/2: fosc is the oscillation frequency of the resonator).

Figure 3-29 shows the block diagram of the clock output circuit.

The clock output (CLO) pin is shared with P60 and STRB.


Figure 3-29. Block Diagram of Clock Output Circuit



Remark fclk: internal system clock

Caution Do not use the clock output function in the STOP mode. Clear ENCLO (CLOM.4) to 0 in the STOP mode.

Figure 3-30. Application Example of Clock Output Function



### 3.12 Buzzer Output Function


The BUZ signal can be superimposed on P61 or P64.

The buzzer output frequency can be generated from the subsystem clock frequency or main system clock frequency.

Figure 3-31 shows the block diagram of the BUZ output circuit.

The BUZ signal can be also used for trimming the subsystem clock.

Figure 3-31. Block Diagram of BUZ Output Circuit



# 4. INTERNAL/EXTERNAL CONTROL FUNCTION

# 4.1 Interrupt Function

The  $\mu$ PD784927 has as many as 32 interrupt sources, including internal and external sources. For 28 sources, a high-speed interrupt processing mode such as context switching or macro service can be specified by software. Table 4-1 lists the interrupt sources.

**Table 4-1. Interrupt Sources** 

Interrupt Request	Priority		Interrupt Request Source	Interrupt Control	Macro Service	Context Switching		Vector Table
Type	Friority	Name	Trigger	Register Name	Service	Switching	Address	Address
Reset	_	RESET	RESET pin input	_	No	No	_	0000H
Non-	_	NMI	NMI pin input edge	_			_	0002H
maskable								
Maskable	0	INTP0	INTP0 pin input edge	PIC0	Yes	Yes	FE06H	0006H
	1	INTCPT3	EDVC output signal (CPT3 capture)	CPTIC3			FE08H	0008H
	2	INTCPT2	DFGIN pin input edge (CPT2 capture)	CPTIC2			FE0AH	000AH
	3	INTCR12	PBCTL input edge/EDVC output signal	CRIC12			FE0CH	000CH
			(CR12 capture)					
	4	INTCR00	TM0-CR00 coincidence signal	CRIC00			FE0EH	000EH
	5	INTCLR1	CSYNCIN pin input edge	CLRIC1			FE10H	0010H
	6	INTCR10	TM1-CR10 coincidence signal	CRIC10			FE12H	0012H
	7	INTCR01	TM0-CR01 coincidence signal	CRIC01			FE14H	0014H
	8	INTCR02	TM0-CR02 coincidence signal	CRIC02			FE16H	0016H
	9	INTCR11	TM1-CR11 coincidence signal	CRIC11			FE18H	0018H
	10	INTCPT1	Pin input edge/EC output signal	CPTIC1			FE1AH	001AH
			(CPT1 capture)					
	11	INTCR20	TM2-CR20 coincidence signal	CRIC20			FE1CH	001CH
	12	INTIIC	End of I <sup>2</sup> C bus transfer	IICIC <sup>Note</sup>			FE1EH	001EH
	13	INTTB	Time base from FRC	TBIC			FE20H	0020H
	14	INTAD	A/D converter conversion end	ADIC			FE22H	0022H
	15	INTP2	INTP2 pin input edge	PIC2			FE24H	0024H
		INTCR40	TM4-CR40 coincidence signal	CRIC40				
	16	INTUDC	UDC-UDCC coincidence/UDC underflow	UDCIC			FE26H	0026H
	17	INTCR30	TM3-CR30 coincidence signal	CRIC30			FE28H	0028H
	18	INTCR50	TM5-CR50 coincidence signal	CRIC50			FE2AH	002AH
	19	INTCR13	TM1-CR13 coincidence signal	CRIC13			FE2CH	002CH
	20	INTCSI1	End of serial transfer (channel 1)	CSIIC1			FE2EH	002EH
	21	INTW	Overflow of watch timer	WIC			FE30H	0030H
	22	INTVISS	VISS detection signal	VISIC			FE32H	0032H
	23	INTP1	INTP1 pin input edge	PIC1			FE34H	0034H
	24	INTP3	INTP3 pin input edge	PIC3			FE36H	0036H
	25	INTCSI2	End of serial transfer (channel 2)	CSIIC2			FE3AH	003AH
Operand	_	_	Illegal operand of MOV STBC, #byte or	_	No	No	_	003CH
error			LOCATION instruction					
Software	_		Execution of BRK instruction	_				003EH
	_	_	Execution of BRKCS instruction	_		Yes	_	_

**Note**  $\mu$ PD784928Y subseries only.

Remark EVDC: Event divider compare register

EC : Event counter FRC : Free running counter

MSCW: Macro service control register




Figure 4-1. Differences in Operation Depending on Interrupt Processing Mode

- **Notes 1.** When the register bank switching function is used and when initial values are set in advance to the registers
  - 2. Selecting a register bank and saving PC and PSW by context switching
  - 3. Restoring register bank, PC, and PSW by context switching
  - 4. Saves PC and PSW to stack and loads vector address to PC

#### 4.1.1 Vectored interrupt

When an interrupt request is acknowledged, an interrupt processing program is executed according to the data stored in the vector table area (the first address of the interrupt processing program created by the user).


In addition, four levels of priorities can be specified by software.

#### 4.1.2 Context switching

When an interrupt request is generated or when the BRKCS instruction is executed, a specific register bank is selected by hardware, and execution branches to a vector address set in advance in the register bank. At the same time, the current contents of the program counter (PC) and program status word (PSW) are saved to the registers in the register bank. Because the contents of PC and PSW are not saved to the stack area, execution can be branched to an interrupt processing routine more quickly than the vectored interrupt.

\_\_\_\_\_


Figure 4-2. Context Switching Operation When Interrupt Request Is Generated



#### 4.1.3 Macro service

The macro service is a function to transfer data between the memory and a special function register (SFR) without intervention by the CPU. A macro service controller accesses the memory and SFR and directly transfers the data. Because the status of the CPU is not saved or restored, data can be transferred more quickly than context switching. The processing that can be executed with the macro service is described below.


Figure 4-3. Macro Service



# (1) Counter mode

In this mode, the value of the macro service counter (MSC) is decremented when an interrupt request occurs. This mode can be used to execute the division operation of an interrupt request or count the number of times an interrupt request has occurred.

When the value of the macro service counter has been decremented to 0, a vectored interrupt occurs.




# (2) Compound data transfer mode

When an interrupt request occurs, data are simultaneously transferred from an 8-bit SFR to memory, a 16-bit SFR to memory (word), memory (byte) to an 8-bit SFR, and memory (word) to a 16-bit SFR (3 points MAX. for each transfer).

This mode can also be used to exchange data, instead of transferring data.

This mode can be used for automatic transfer/reception by the serial interface or automatic updating of data/timing by the serial output port.

When the value of the macro service counter reaches to 0, a vectored interrupt request occurs.



#### (3) Macro service type A


When an interrupt request occurs, data is transferred from an 8-/16-bit SFR to memory (byte/word) or from memory (byte/word) to an 8-/16-bit SFR.

Data is transferred the number of times set in advance by the macro service counter.

This mode can be used to store the result of A/D conversion or for automatic transfer (or reception) by the serial interface.

Because transfer data is stored at an address FE00H to FEFFH, if only a small quantity of data is to be transferred, the data can be transferred at high speeds.

When the value of the macro service counter is decremented to 0, a vectored interrupt request occurs.




# (4) Data pattern identification mode (VISS detection mode)

This mode of macro service is for detection of the VISS signal and is used in combination with a pulse width detection circuit.

When an interrupt request occurs, the content of bit 7 of an SFR (usually, TMC3) specified by SFR pointer 1 is shifted into the buffer area. At the same time, the data in the buffer area is compared with the data in the compare area. If the two data coincide, a vectored interrupt request is generated. When the value of the macro service counter is decremented to 0, a vectored interrupt request occurs.


It can be specified by option that the value of an SFR (usually, CPT30) specified by SFR pointer 2 be multiplied by a coefficient and the result of this multiplication be stored to an SFR (usually, CR30) specified by SFR pointer 3 (this operation is to automatically update an identification threshold value when the tape speed fluctuates).



#### 4.1.4 Application example of macro service

## (1) Automatic transfer/reception of serial interface


Automatic transfer/reception of 3-byte data by serial interface channel 1 Setting of macro service register: compound data transfer mode (exchange mode)



# (2) Reception operation of serial interface


Transfer of receive data by serial interface channel 1 (16 bytes)

Setting of macro service mode register: macro service type A (1-byte data transfer from SFR to memory)



# (3) VISS detection operation

Setting of macro service mode register: data pattern identification mode (with multiplication, 8-byte comparison)



#### 4.2 Standby Function

The standby function is to reduce the power consumption of the chip and is used in the following modes:

Mode	Function						
HALT mode	Stops operating clock of CPU. Reduces average power consumption when used in combination with normal mode for intermittent operation						
STOP mode	Stops oscillator. Stops all internal operations of chip to minimize power consumption to leakage current only						
Low power consumption mode	Stops main system clock with subsystem clock used as system clock. CPU can operate with subsystem clock to reduce current consumption						
Low power consumption HALT mode	Standby function in low power consumption mode. Stops operating clock of CPU. Reduces power consumption of overall system						

These modes are programmable.

The macro service can be started in the HALT mode.

Macro service request Sets low power consumption mode Low power End of one processing consumption mode Normal End of macro service (subsystem Restores normal operation operation lock operation Interrupt requestinate 2 RESET input Macro Waits for service stabilization of oscillation Low power consumption HALT mode STOP mode HALT mode (standby) (standby) (standby) Unmasked interrupt request

Figure 4-4. Status Transition of Standby Function

Notes 1. NMI input means starting NMI by NMI pin input, watch interrupt, or key interrupt input.

2. Unmasked interrupt request

INTM0.0 Standby control block Selector NMI () Latch Interrupt control block Clear INTP1 O INTP2 ◎ KEY0 ◎ KEY1 ◎ KEY2 ◎-S Q → KEYC.7 KEY3 ◎-R KEY4 ◎-Cleared when "0" is written to KEYC.7 KEYC.6 Mask → KEYC.0 Mask KEYC.5 KEYC.4 Mask R WM.6 Cleared when "0" is written to KEYC.0 Watch timer INTW (OVF) Selector Divides INTW by 128 (HW0L.7)

Mask WM.3

Figure 4-5. Relations among NMI, Watch Interrupt, and Key Interrupt When STOP Mode Is Released

#### CC.7 μPD784927 STBC.4, 5 Oscillation stabilization timer Low-frequency Main oscillation mode Selector STBC.6 $fxx/16 (fxx/8)^{Note 1}$ system clock fxx Normal mode oscillation fxx/8 (fxx/4)Note 1 circuit Selector 1/2 16 MHz or 8 MHz fxx/4 (fxx/2)Note 1 Oscillation stop From standby control block Selector CPU Peripheral hardware operation clock<sup>Note 2</sup> fclk fxx/2 (fxx)Note 1 XT1 Subsystem clock fхт Watch timer Hardware watch function oscillation circuit Watch interrupt XT2 Oscillation stop 32.768 kHz STBC.7

Figure 4-6. Block Diagram of Clock Generation Circuit

**Notes 1.** fxx: oscillation frequency, ( ): in low-frequency oscillation mode.


2. The peripheral hardware units that can operate with the subsystem clock have some restrictions. For details, refer to  $\mu$ PD784928, 784928Y Subseries User's Manual-Hardware (U12648E).

#### 4.4 Reset Function

When a low-level signal is input to the  $\overline{\text{RESET}}$  pin, the system is reset, and each hardware unit is initialized (reset status). During the reset period, oscillation of the system clock is unconditionally stopped, so that the current consumption of the overall system can be reduced.

When the RESET pin goes high, the reset status is cleared. After the count time of the oscillation stabilization timer (32.8 ms at 16 MHz or 65.6 ms at 8 MHz) has elapsed, the contents of the reset vector table are set to the program counter (PC), and execution branches to the address set to the PC, and the program is executed starting from the branch destination address. Therefore, execution can be reset and started from any address.

Figure 4-7. Oscillation of Main System Clock during Reset Period



The RESET pin is provided with an analog delay noise rejection circuit to prevent malfunctioning due to noise.




Figure 4-8. Accepting Reset Signal

#### 5. INSTRUCTION SET

#### (1) 8-bit instructions (( ): combination realized by using A as r)

MOV, XCH, ADD, ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, SHR, SHL, ROR4, ROL4, DBNZ, PUSH, POP, MOVM, XCHM, CMPME, CMPMNE, CMPMNC, CMPMC, MOVBK, XCHBK, CMPBKE, CMPBKNE, CMPBKNC, CMPBKC, CHKL, CHKLA

2nd Operand	# byte	А	r	saddr	sfr	!addr16	mem	r3	[WHL+]	[WHL-]	n	None <sup>Note 2</sup>
			r'	saddr'		!!addr24	[saddrp]	PSWL				
1st Operand \							[%saddrg]	PSWH				
Α	(MOV)	(MOV)	MOV	(MOV)Note 6	MOV	(MOV)	MOV	MOV	(MOV)	(MOV)		
	ADDNote 1	(XCH)	XCH	(XCH)Note 6	(XCH)	(XCH)	XCH		(XCH)	(XCH)		
		(ADD)Note 1	(ADD)Note 1	(ADD)Notes 1,6	(ADD)Note 1	ADD <sup>Note 1</sup>	ADDNote 1		(ADD)Note 1	(ADD)Note 1		
r	MOV	(MOV)	MOV	MOV	MOV	MOV					RORNote 3	MULU
	ADDNote 1	(XCH)	XCH	XCH	XCH	XCH						DIVUW
		(ADD)Note 1	ADDNote 1	ADDNote 1	ADDNote 1							INC
												DEC
saddr	MOV	(MOV)Note 6	MOV	MOV								INC
	ADDNote 1	(ADD)Note 1		XCH								DEC
		, ,		ADDNote 1								DBNZ
sfr	MOV	MOV	MOV									PUSH
	ADDNote 1	(ADD)Note 1	ADDNote 1									POP
		, ,										CHKL
												CHKLA
!addr16	MOV	(MOV)	MOV									
!!addr24		ADDNote 1										
mem		MOV										
[saddrp]		ADDNote 1										
[%saddrg]												
mem3												ROR4
												ROL4
r3	MOV	MOV										
PSWL												
PSWH												
B, C												DBNZ
STBC, WDM	MOV											
[TDE+]		(MOV)							MOVBKNote 5			
[]		(ADD)Note 1										
		MOVMNote 4										
[TDE-]		(MOV)								MOVBKNote 5		
[]		(ADD)Note 1								III V DIN		
		MOVMNote 4										
	1	INIO A INI. 1916 4										

Notes 1. ADDC, SUB, SUBC, AND, OR, XOR, and CMP are the same as ADD.

- 2. Either the second operand is not used, or the second operation is not an operand address.
- 3. ROL, RORC, ROLC, SHR, and SHL are the same as ROR.
- 4. XCHM, CMPME, CMPMNE, CMPMNC, and CMPMC are the same as MOVM.
- 5. XCHBK, CMPBKE, CMPBKNE, CMPBKNC, and CMPBKC are the same as MOVBK.
- 6. If saddr2 instead of saddr is used in this combination, the code length of some instructions is short.

(2) 16-bit instructions (( ): combination realized by using AX as rp)
MOVW, XCHW, ADDW, SUBW, CMPW, MULUW, MULW, DIVUX, INCW, DECW, SHRW, SHLW, PUSH, POP, ADDWG, SUBWG, PUSHU, POPU, MOVTBLW, MACW, MACSW, SACW

2nd Operand	# word	AX	rp	saddrp	sfrp	!addr16	mem	[WHL+]	byte	n	None Note 2
			rp'	saddrp		!!addr24	[saddrp]				
1st Operand \							[%saddrg]				
AX	(MOVM)	(MOVW)	(MOVW)	(MOVW)Note 3	MOVW	(MOVW)	MOVW	(MOVW)			
	ADDWNote 1	(XCHW)	(XCHW)	(XCHW)Note 3	(XCHW)	XCHW	XCHW	(XCHW)			
		(ADDW)Note 1	(ADDW)Note 1	(ADDW)Notes 1,3	(ADDW)Note 1						
rp	MOVW	(MOVW)	MOVW	MOVW	MOVW	MOVW				SHRW	MULWNote 4
	ADDWNote 1	(XCHW)	XCHW	XCHW	XCHW					SHLW	INCW
		(ADDW)Note 1	ADDWNote 1	ADDWNote 1	ADDWNote 1						DECW
saddrp	MOVW	(MOVW)Note 3	MOVW	MOVW							INCW
	ADDWNote 1	(ADDW)Note 1	ADDWNote 1	XCHW							DECW
				ADDWNote 1							
sfrp	MOVW	MOVW	MOVW								PUSH
	ADDWNote 1	(ADDW)Note 1	ADDWNote 1								POP
!addr16	MOVW	(MOVW)	MOVW						MOVTBLW		
!!addr24											
mem		MOVW									
[saddrp]											
[%saddrg]											
PSW											PUSH
											POP
SP	ADDWG										
	SUBWG										
post											PUSH
											POP
											PUSHU
											POPU
[TDE+]		(MOVW)						SACW			
byte											MACW
											MACSW

Notes 1. SUBW and CMPW are the same as ADDW.

- 2. Either the second operand is not used, or the second operation is not an operand address.
- 3. If saddr2 instead of saddr is used in this combination, the code length of some instructions is short.
- 4. MULUW and DIVUX are the same as MULW.

# (3) 24-bit instructions (( ): combination realized by using WHL as rg) MOVG, ADDG, SUBG, INCG, DECG, PUSH, POP

2nd Operand	# imm24	WHL	rg	saddrg	!!addr24	mem1	[%saddrg]	SP	None <sup>Note</sup>
			rg'						
1st Operand									
WHL	(MOVG)	(MOVG)	(MOVG)	(MOVG)	(MOVG)	MOVG	MOVG	MOVG	
	(ADDG)	(ADDG)	(ADDG)	ADDG					
	(SUBG)	(SUBG)	(SUBG)	SUBG					
rg	MOVG	(MOVG)	MOVG	MOVG	MOVG				INCG
	ADDG	(ADDG)	ADDG						DECG
	SUBG	(SUBG)	SUBG						PUSH
									POP
saddrg		(MOVG)	MOVG						
!!addr24		(MOVG)	MOVG						
mem1		MOVG							
[%saddrg]		MOVG							
SP	MOVG	MOVG							INCG
									DECG

**Note** Either the second operand is not used, or the second operation is not an operand address.

# (4) Bit manipulation instructions

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR, BFSET

2nd Operand	CY	saddr.bit sfr.bit A.bit X.bit PSWL.bit PSWH.bit mem2.bit iaddr16.bit	/saddr.bit /sfr.bit /A.bit /X.bit /PSWL.bit /PSWH.bit /mem2.bit /laddr16.bit	None <sup>Note</sup>
1st Operand		!addr24.bit	/!!addr24.bit	
CY		MOV1 AND1 OR1 XOR1	AND1 OR1	NOT1 SET1 CLR1
saddr.bit sfr.bit A.bit X.bit PSWL.bit PSWH.bit mem2.bit !addr16.bit !!addr24.bit	MOV1			NOT1 SET1 CLR1 BF BT BTCLR BFSET

**Note** Either the second operand is not used, or the second operation is not an operand address.

# (5) Call/return and branch instructions

CALL, CALLF, CALLT, BRK, RET, RETI, RETB, RETCS, RETCSB, BRKCS, BR, BNZ, BNE, BZ, BE, BNC, BNL, BC, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, BH, BF, BT, BTCLR, BFSET, DBNZ

Operand of	\$addr20	\$!addr20	!addr16	!!addr20	rp	rg	[rp]	[rg]	!addr11	[addr5]	RBn	None
instruction												
address												
Basic	BC <sup>Note</sup>	CALL	CALL	CALL	CALL	CALL	CALL	CALL	CALLF	CALLT	BRKCS	BRK
instruction	BR	BR	BR	BR	BR	BR	BR	BR				RET
			RETCS									RETI
			RETCSB									RETB
Compound	BF											
instruction	ВТ											
	BTCLR											
	BFSET											
	DBNZ											

**Note** BNZ, BNE, BZ, BE, BNC, BNL, BL, BNV, BPO, BV, BPE, BP, BN, BLT, BGE, BLE, BGT, BNH, and BH are the same as BC.

# (6) Other instructions

ADJBA, ADJBS, CVTBW, LOCATION, SEL, NOT, EI, DI, SWRS



#### 6. ELECTRICAL SPECIFICATIONS

# Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ )

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V <sub>DD</sub>	V <sub>DD</sub> − AV <sub>DD1</sub>   ≤ 0.5 V	-0.5 to +7.0	V
	AV <sub>DD1</sub>	V <sub>DD</sub> - AV <sub>DD2</sub>   ≤ 0.5 V	-0.5 to +7.0	V
	AV <sub>DD2</sub>	AV <sub>DD1</sub> - AV <sub>DD2</sub>   ≤ 0.5 V	-0.5 to +7.0	V
	AV <sub>SS1</sub>		-0.5 to +0.5	V
	AVss2		-0.5 to +0.5	V
Input voltage	VI		-0.5 to V <sub>DD</sub> + 0.5	V
Analog input voltage	VIAN	$V_{DD} \ge AV_{DD2}$	-0.5 to AV <sub>DD2</sub> + 0.5	V
(ANI0-ANI11)		VDD < AVDD2	-0.5 to V <sub>DD</sub> + 0.5	V
Output voltage	Vo		-0.5 to V <sub>DD</sub> + 0.5	V
Low-level output current	Ю	Pin 1	15	mA
		Total of all pins	100	mA
High-level output current	Іон	Pin 1	-10	mA
		Total of all pins	-50	mA
Operating ambient temperature	TA		-10 to +70	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

Caution If the rated value of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings therefore specify the values exceeding which the product may be physically damaged. Never exceed these values when using the product.

# **Operating Conditions**

Clock Frequency	Operating Ambient Temperature (T <sub>A</sub> )	Operating Conditions	Supply Voltage (VDD)
4 MHz ≤ fxx ≤ 16 MHz	−10 to +70°C	All functions	+4.5 to +5.5 V
		CPU function only	+4.0 to +5.5 V
32 kHz ≤ fxτ ≤ 35 kHz		Subclock operation	+2.7 to +5.5 V
		(CPU, watch, and port	
		functions only)	

Oscillator Characteristics (main clock) (TA = -10 to +70°C, VDD = AVDD = 4.0 to 5.5 V, Vss = AVss = 0 V)

Resonator	Recommended Circuit	Parameter	MIN.	MAX.	Unit
Crystal resonator	X1 X2 V <sub>SS</sub>	Oscillation frequency (fxx)	4	16	MHz

Oscillator Characteristics (subclock) (TA = -10 to +70°C, VDD = AVDD = 2.7 to 5.5 V, Vss = AVss = 0 V)

Resonator	Recommended Circuit	Parameter	MIN.	MAX.	Unit
Crystal resonator	XT1 XT2 Vss C1 C2	Oscillation frequency (fxτ)	32	35	kHz

Caution When using the main system clock and subsystem clock oscillator, wire the portion enclosed by the broken line in the above figures as follows to avoid the adverse influence of wiring capacitance:

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring in the neighborhood of a signal line through which a high alternating current flows.
- Always keep the ground point of the capacitor of the oscillator to the same potential as Vss.
   Do not ground the capacitor to a ground pattern to which a high current flows.
- Do not extract signals from the oscillation circuit.

Exercise particular care in using the subsystem clock oscillator because the amplification factor of this circuit is kept low to reduce the current consumption.

**Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

#### DC Characteristics (TA = -10 to +70°C, VDD = AVDD = 4.5 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-level input voltage	V <sub>IL1</sub>	Pins other that	an those listed in Note 1 below	0		0.3 V <sub>DD</sub>	V
	V <sub>IL2</sub>	Pins listed in	Note 1 below	0		0.2 V <sub>DD</sub>	V
	V <sub>IL3</sub>	X1, X2		0		0.4	V
High-level input voltage	V <sub>IH1</sub>	Pins other tha	an those listed in Note 1 below	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	Pins listed in	Note 1 below	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
	VIH3	X1, X2		V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
Low-level output voltage	V <sub>OL1</sub>	IoL = 8.0 mA	o <sub>L</sub> = 8.0 mA (pins in <b>Note 2</b> )			1.0	V
	V <sub>OL2</sub>	IoL = 5.0 mA	(pins in Note 4)			0.6	V
	Vol3	IoL = 2.0 mA				0.45	V
	V <sub>OL4</sub>	IoL = 100 μA				0.25	V
High-level output voltage	V <sub>OH1</sub>	Iон = −1.0 m	он = -1.0 mA				V
	V <sub>OH2</sub>	Іон = -100 μ	он = $-100 \ \mu A$				V
Input leakage current	lu	$0 \le V_I \le V_{DD}$				±10	μΑ
Output leakage current	ILO	0 ≤ Vo ≤ VDD				±10	μΑ
V <sub>DD</sub> supply current	I <sub>DD1</sub>	Operation	fxx = 16 MHz		30	50	mA
		mode	fxx = 8 MHz (low-frequency os-				
			cillation mode)				
			Internally, 8 MHz main				
			clock operation				
			fxt = 32.768 kHz		50	80	μΑ
			Subclock operation (CPU,				
			watch, port)				
			VDD = 2.7 V				
	I <sub>DD2</sub>	HALT mode	fxx = 16 MHz		10	25	mA
			fxx = 8 MHz (low-frequency				
			oscillation mode)				
			Internally, 8 MHz main clock				
			operation				
			fxt = 32.768 MHz		25	50	μΑ
			Subclock operation (CPU,				
			watch, port)				
			VDD = 2.7 V				
Data hold voltage	VDDDR	STOP mode		2.5			V
Data hold current Note 3	Idddr	STOP mode	Subclock oscillates		18	50	μΑ
		VDDDR = 5.0 V					
		STOP mode	Subclock oscillates		2.5	10	μΑ
		VDDDR = 2.7 V					
		STOP mode	Subclock stops		0.2	7.0	μΑ
		VDDDR = 2.5 V					
Pull-up resistor	R∟	V1 = 0 V		25	55	110	kΩ

Notes 1. RESET, IC, NMI, INTP0-INTP2, P61/SCK1/BUZ, P63/SI1, SCK2, SI2/BUSY, P65/HWIN, P91/KEY0 to P95/KEY4

- **2.** P40 to P47
- **3.** In the STOP mode in which the subclock oscillation is stopped, disconnect the feedback resistor, and connect the XT1 pin to V<sub>DD</sub>.
- **4.** P46, P47



#### **AC Characteristics**

# CPU and peripheral circuit operation clock ( $T_A = -10 \text{ to } +70^{\circ}\text{C}$ , $V_{DD} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ , $V_{SS} = AV_{SS} = 0 \text{ V}$ )

Parameter	Symbol		Conditions	TYP.	Unit
CPU operation clock cycle time	tclk	fxx = 16 MHz	$V_{DD} = AV_{DD} = 4.0 \text{ to } 5.5 \text{ V}$	125	ns
			CPU function only		
		fxx = 16 MHz			
		fxx = 8 MHz	low-frequency oscillation mode		
			(Bit 7 of CC = 1)		
Peripheral operation clock cycle time	tclk1	fxx = 16 MHz		125	ns
		fxx = 8MHz	low-frequency oscillation mode		
			(Bit 7 of CC = 1)		

#### Serial interface

#### (1) SIOn: n = 1 or 2 ( $T_A = -10$ to $+70^{\circ}$ C, $V_{DD} = AV_{DD} = 4.5$ to 5.5 V, $V_{SS} = AV_{SS} = 0$ V)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Serial clock cycle time	tcysk	Input	External clock	1.0		μs
		Output	fclk1/8	1.0		μs
			fclk1/16	2.0		μs
			fclk1/32	4.0		μs
			fclk1/64	8.0		μs
			fclk1/128	16		μs
			fclk1/256	32		μs
Serial clock high- and low-level widths	twsĸн	Input	External clock	420		ns
	twskL	Output	Internal clock	tcysk/2 - 50		ns
SIn setup time (vs. SCKn ↑)	tsssk			100		ns
SIn hold time (vs. SCKn ↑)	thssk			400		ns
SOn output delay time (vs. SCKn ↓)	tossk			0	300	ns

Remarks 1. fclk1: operating clock of peripheral circuit (8 MHz)

**2.** n = 1 or 2

#### (2) SIO2 only (TA = $-10 \text{ to } +70^{\circ}\text{C}$ , VDD = AVDD = 4.5 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK2(8) ↑→STRB↑	<b>t</b> DSTRB		twsĸн	tcysk	
Strobe high-level width	twstrb		tсүзк <b>–</b> 30	tсүзк + 30	ns
BUSY setup time	tsbusy		100		ns
(vs. BUSY detection timing)					
BUSY hold time	tнвиsy		100		ns
(vs. BUSY detection timing)					
BUSY inactive → SCK2(1) ↓	tLBUSY			tcysk + twskh	

Remarks 1. The value in ( ) following SCK2 indicates the number of SCK2.

- **2.** BUSY is detected after the time of  $(n + 2) \times (n = 0, 1, and so on)$  in respect to  $\overline{SCK2}$  (8)  $\uparrow$ .
- **3.** BUSY inactive  $\rightarrow \overline{SCK2}$  (1)  $\downarrow$  is the value when data has been completely written to SIO2.



#### I<sup>2</sup>C bus mode ( $\mu$ PD784928Y subseries only)

	Parameter	Symbol	Standar	d Mode	High-spe	ed Mode	Unit
			MIN.	MAX	MIN	MAX.	
SCL clock fr	requency	fclk	0	100	0	400	kHz
Bus free tim	e (between stop and start	<b>t</b> BUF	4.7	_	1.3	_	μs
conditions)							
Hold time <sup>No</sup>	te 1	thd : STA	4.0	_	0.6	_	μs
SCL clock lo	ow-level width	tLOW	4.7	_	1.3	_	μs
SCL clock h	igh-level width	tніgн	4.0	_	0.6	_	μs
Start/restart	condition setup time	tsu:sta	4.7	_	0.6	_	μs
Data hold	CBUS compatible master	thd : dat	5.0	_	-	_	μs
time	I <sup>2</sup> C bus		0Note 2	_	ONote 2	0.9Note 2	μs
Data setup ti	ime	tsu: dat	250	_	100 <sup>Note 4</sup>	_	ns
SDA and SC	L signal rise time	<b>t</b> R	_	1000	20+0.1Cb <sup>Note 5</sup>	300	ns
SDA and SC	L signal fall time	tr	_	300	20+0.1Cb <sup>Note 5</sup>	300	ns
Stop condition	on setup time	tsu:sto	4.0	_	0.6	_	μs
Pulse width	of spike restrained by input	tsp	_	_	0	50	ns
filter							
Each bus lin	e capacitative load	Cb	_	400	_	400	pF

**Notes** 1. The first clock pulse is generated at the start condition after this period.

- 2. The device needs to internally supply a hold time of at least 300 ns for the SDA signal to fill the undefined area at the falling edge of the SCL (VIHmin. of the SCL signal).
- 3. Unless the device extends the low hold time (tLOW) of the SCL signal, it is necessary to fill only the maximum data hold time (thd : DAT).
- **4.** The high-speed mode I<sup>2</sup>C bus can be used in the standard mode I<sup>2</sup>C bus system. In this case, satisfy the following conditions:
  - When the device does not extend the low hold time of the SCL signal tsu : DAT  $\geq$  250 ns
  - When the device extends the low hold time of the SCL signal
     Send the next data bit to the SDA line before releasing the SCL line (tRmax. + tsu:DAT = 1000 + 250 = 1250 ns : in the standard mode I<sup>2</sup>C bus specification)
- **5.** Cb: Total capacitance of one bus line (unit: pF)



# Other operations (TA = -10 to +70°C, VDD = AVDD = 4.5 to 5.5 V, Vss = AVss = 0 V)

F	Parameter	Symbol	С	ondition	MIN.	MAX.	Unit
Timer input sign	al low-level width	twcTL	When DFGIN, CFC	GIN, DPGIN, REELOIN,	tclk1		ns
			or REEL1IN logic I				
Timer input signal high-level width		<b>t</b> wcTH	When DFGIN, CFC	GIN, DPGIN, REELOIN,	tclk1		ns
			or REEL1IN logic I	evel is input			
Timer input signal valid edge input cycle		<b>t</b> PERIN	When DFGIN, CF	When DFGIN, CFGIN, or DPGIN is input			μs
CSYNCIN low-le	evel width	twcr1L	When digital noise r	ejection circuit is not used	8tclk1		ns
			When digital noise	rejection circuit is used	108tcLK1		ns
			(Bit 4 of INTM2 = 0	0)			
			When digital noise	rejection circuit is used	180tcLK1		ns
			(Bit 4 of INTM2 =	1)			
CSYNCIN high-l	evel width	twcr1H	When digital noise r	ejection circuit is not used	8tclk1		ns
			When digital noise	rejection circuit is used	108tcLK1		ns
			(Bit 4 of INTM2 = 0	0)			
			When digital noise	rejection circuit is used	180tcLK1		ns
			(Bit 4 of INTM2 =	1)			
Digital noise	Rejected pulse width	twsep	Bit 4 of INTM2 = 0			104tcLK1	ns
rejection circuit			Bit 4 of INTM2 = 1			176tcLK1	ns
	Passed pulse width	]	Bit 4 of INTM2 = 0		108tcLK1		ns
			Bit 4 of INTM2 = 1		180tcLK1		ns
NMI low-level wi	dth	twnil	V <sub>DD</sub> = AV <sub>DD</sub> = 2.7 to 5.5 V		10		μs
NMI high-level w	vidth	twnih	V <sub>DD</sub> = AV <sub>DD</sub> = 2.7 to 5.5 V		10		μs
INTP0, INTP3 lo	w-level widths	twiplo			2tclk1		ns
INTP0, INTP3 h	igh-level widths	twipho			2tclk1		ns
INTP1, KEY0-K	EY4 low-level widths	twiPL1	Mode other than S	TOP mode	2tclk1		ns
			In STOP mode, for	releasing STOP mode	10		μs
INTP1, KEY0-K	EY4 high-level widths	twiph1	Mode other than S	TOP mode	2tclk1		ns
			In STOP mode, for	releasing STOP mode	10		μs
INTP2 low-level	width	twiPL2	In normal mode,	Sampling = fclk	2tclk1		ns
			with main clock	Sampling = fclk/128	32Note		μs
			Normal mode,	Sampling = fclk	61		μs
			with subclock	Sampling = fclk/128	7.9 <sup>Note</sup>		ms
			In STOP mode, for	releasing STOP mode	10		μs
INTP2 high-leve	el width	twiPH2	In normal mode,	Sampling = fclk	2tclk1		ns
			with main clock	Sampling = fclk/128	32 <sup>Note</sup>		μs
			Normal mode,	Sampling = fclk	61		μs
			with subclock	Sampling = fclk/128	7.9 <sup>Note</sup>		ms
			In STOP mode, for	releasing STOP mode	10		μs
RESET low-leve	l width	twrsl			10		μs

**Note** If a high or low level is successively input two times during the sampling period, a high or low level is detected.

Remark tckl1: operating clock cycle time of peripheral circuit (125 ns)



#### Clock output operation (TA = -10 to $+70^{\circ}$ C, VDD = AVDD = 4.5 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
CLO cycle time	tcycL	nT	125	16000	ns
CLO low-level width	toll	tcycL/2 ± 25	37.5	8025	ns
CLO high-level width	tclh	tcycL/2 ± 25	37.5	8025	ns
CLO rise time	tclr			25	ns
CLO fall time	tolf			25	ns

Remarks 1. n: system clock division

**2.**  $T = 1/f_{CLK}$ 

# Data hold characteristics (TA = -10 to $+70^{\circ}$ C, VDD = AVDD = 2.5 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Low-level input voltage	VIL	Special pins (pins in Note)	0		0.1 VDDDR	V
High-level input voltage	ViH		0.9 VDDDR		VDDDR	V

Note RESET, IC, NMI, INTP0-INTP2, P61/SCK1/BUZ, P63/SI1, SCK2, SI2/BUSY, P65/HWIN, P91/KEY0-P95/KFY4

#### Watch function (TA = -10 to +70°C, VDD = AVDD = 2.7 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Subclock oscillation hold voltage	VDDXT		2.7		V
Hardware watch function operating voltage	V <sub>DDW</sub>		2.7		V

#### Subclock oscillation stop detection flag ( $T_A = -10 \text{ to } +70^{\circ}\text{C}$ , $V_{DD} = AV_{DD} = 4.5 \text{ to } 5.5 \text{ V}$ , $V_{SS} = AV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Oscillation stop detection width	toscr		45		μs

#### A/D converter characteristics (Ta = -10 to +70°C, Vdd = AVdd = AVREF = 4.5 to 5.5 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Resolution			8			bit
Total error		AVREF = VDD			2.0	%
Quantization error					±1/2	LSB
Conversion time	tconv	Bit 4 of ADM = 0	160tcLK1			μs
		Bit 4 of ADM = 1	80tcLK1			μs
Sampling time	tsamp	Bit 4 of ADM = 0	32tclK1			μs
		Bit 4 of ADM = 1	16tcLK1			μs
Analog input voltage	VIAN		0		AVREF	V
Analog input impedance	Zan			1000		МΩ
AVREF current	Alref			0.4	1.2	mA



# VREF amplifier (TA = 25°C, VDD = AVDD = 5 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Reference voltage	VREF		2.35	2.50	2.65	V
Charge current	Існа	Sets AMPM0.0 to 1	300			μΑ
		(pins in Note)				

Note RECCTL+, RECCTL-, CFGIN, CFGCPIN, DFGIN, DPGIN, CSYNCIN, REEL0IN, REEL1IN

# CTL amplifier (TA = $25^{\circ}$ C, VDD = AVDD = 5 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
CTL+, - input resistance	RICTL		2	5	10	kΩ
Feedback resistance	RFCTL		20	50	100	kΩ
Bias resistance	Rвсть		20	50	100	kΩ
Minimum voltage gain	GCTLMIN		17	20	22	dB
Maximum voltage gain	GCTLMAX		71	75		dB
Gain selecting step	SGAIN			1.77		dB
Same phase signal elimination ratio	CMR	DC, voltage gain: 20 dB		50		dB
High comparator set voltage of waveform shaping	VPBCTLHS		VREF + 0.47	VREF + 0.50	VREF + 0.53	V
High comparator reset voltage of waveform shaping	VPBCTLHR		VREF + 0.27	VREF + 0.30	VREF + 0.33	V
Low comparator set voltage of waveform shaping	VPBCTLLS		VREF - 0.53	VREF - 0.50	V <sub>REF</sub> - 0.47	V
Low comparator reset voltage of waveform shaping	VPBCTLLR		V <sub>REF</sub> - 0.33	V <sub>REF</sub> - 0.30	V <sub>REF</sub> - 0.27	V
Comparator Schmitt width of waveform shaping	V <sub>PBSH</sub>		150	200	250	mV
High comparator voltage of CTL flag S	V <sub>FSH</sub>		VREF + 1.00	VREF + 1.05	VREF + 1.10	V
Low comparator voltage of CLT flag S	VFSL		VREF - 1.10	VREF - 1.05	VREF - 1.00	٧
High comparator voltage of CTL flag L	V <sub>FLH</sub>		VREF + 1.40	V <sub>REF</sub> + 1.45	VREF + 1.50	V
Low comparator voltage of CTL flag L	VFLL		VREF - 1.50	VREF - 1.45	V <sub>REF</sub> - 1.40	V



# CFG amplifier (AC coupling) (TA = 25°C, VDD = AVDD = 5 V, Vss = AVss = 0 V)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Voltage gain 1	GcFG1	fi = 2 kHz, open loop	50			dB
Voltage gain 2	GcFG2	fi = 30 kHz, open loop	34			dB
CFGAMPO High-level output current	Іонсга	DC	-1			mA
CFGAMPO Low-level output current	lolofg	DC	0.1			mA
High comparator voltage	VcFGH		VREF + 0.09	VREF + 0.12	VREF + 0.15	V
Low comparator voltage	VcFGL		VREF - 0.15	VREF - 0.12	V <sub>REF</sub> - 0.09	V
Duty accuracy	Роиту	Note	49.7	50.0	50.3	%

Note The conditions include the following circuit and input signal.

Input signal: Sine wave input (5 mV<sub>p-p</sub>)

 $f_i = 1 \text{ kHz}$ 

Voltage gain: 50 dB



# DFG amplifier (AC coupling) ( $TA = 25^{\circ}C$ , VDD = AVDD = 5 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Voltage gain	GDFG	fi = 900 Hz, open loop	50			dB
Feedback resistance	Rfdfg		160	400	640	kΩ
Input protection resistance	Ridfg			150		Ω
High comparator voltage	VDFGH		VREF + 0.07	VREF + 0.10	VREF + 0.14	V
Low comparator voltage	VDFGL		V <sub>REF</sub> - 0.14	V <sub>REF</sub> - 0.10	V <sub>REF</sub> - 0.07	V

Caution Set the input resistance connected to the DFGIN pin to 16  $k\Omega$  or below. Connecting a resistor exceeding that value may cause the DFG amp to oscillate.



#### DPG amplifier (AC coupling) (TA = 25°C, VDD = AVDD = 5 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Voltage gain	GDPG	fı = 30 Hz		20		dB
High comparator voltage	V <sub>DPGH1</sub>	SELDPGHL0 = 0, SELDPGHL1 = 0	VREF + 0.02	VREF + 0.05	VREF + 0.08	V
	V <sub>DPGH2</sub>	SELDPGHL0 = 1, SELDPGHL1 = 0	VREF + 0.56	VREF + 0.60	VREF + 0.64	V
	V <sub>DPGH3</sub>	SELDPGHL0 = 0, SELDPGHL1 = 1	VREF - 0.44	VREF - 0.40	VREF - 0.36	V
Low comparator voltage	V <sub>DPGL1</sub>	SELDPGHL0 = 0, SELDPGHL1 = 0	VREF - 0.08	VREF - 0.05	VREF - 0.02	V
	V <sub>DPGL2</sub>	SELDPGHL0 = 1, SELDPGHL1 = 0	VREF + 0.36	VREF + 0.40	VREF + 0.44	V
	V <sub>DPGL3</sub>	SELDPGHL0 = 0, SELDPGHL1 = 1	VREF - 0.64	VREF - 0.60	VREF - 0.56	V

Caution When both the SELDPGHL0 and SELDPGHL1 are set to 0, the DPG amplifier is not used. Therefore, be sure to set AMPC.7 (ENDPG) to 0.

Ternary separation circuit (TA = 25°C, VDD = AVDD = 5 V, Vss = AVss = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input impedance	ZIPFG		20	50	100	kΩ
High comparator voltage	VPFGH		VREF + 0.5	VREF + 0.7	VREF + 0.9	٧
Low comparator voltage	Vpfgl		V <sub>REF</sub> - 1.4	V <sub>REF</sub> – 1.2	V <sub>REF</sub> - 1.0	V

# CSYNC comparator (AC coupling) ( $T_A = 25^{\circ}C$ , $V_{DD} = AV_{DD} = 5 V$ , $V_{SS} = AV_{SS} = 0 V$ )

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input impedance	Zicsyn		20	50	100	kΩ
High comparator voltage	Vcsynh		VREF + 0.07	VREF + 0.10	VREF + 0.13	V
Low comparator voltage	VCSYNL		V <sub>REF</sub> - 0.13	VREF - 0.10	V <sub>REF</sub> - 0.07	V

# Reel FG comparator (AC coupling) (TA = 25°C, VDD = AVDD = 5 V, Vss = AVss = 0 V)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input impedance	Zirlfg		20	50	100	kΩ
High comparator voltage	VRLFGH		VREF + 0.02	VREF + 0.05	VREF + 0.08	V
Low comparator voltage	VRLFGL		VREF - 0.08	VREF - 0.05	V <sub>REF</sub> - 0.02	V

# RECCTL driver (TA = $25^{\circ}$ C, VDD = AVDD = 5 V, Vss = AVss = 0 V)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
RECCTL+, - high-level output voltage	VCHREC	lон = −4 mA	VDD - 0.8			V
RECCTL+, - low-level output voltage	Volrec	IoL = 4 mA			0.8	V
CTLDLY internal resistance	Rctl		40	70	140	kΩ
CTLDLY charge current	Іонсть	Use of internal resistor	-3			mA
CTLDLY discharge current	lolctl		-3			mA

# Timing waveform

AC timing test point




Serial transfer timing (SIOn: n = 1 or 2)




#### Serial transfer timing (SIO2 only)


No busy processing



# Continuation of busy processing




# End of busy processing




Caution When an external clock is selected as the serial clock, do not use the busy control or strobe control.

# $I^2C$ bus mode ( $\mu$ PD784928Y subseries only)







# Super timer unit input timing




# Interrupt request input timing



# Reset input timing




# **Clock output timing**




# 7. PACKAGE DRAWING

# 100 PIN PLASTIC LQFP (FINE PITCH) (14×14)



detail of lead end




#### NOTE

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
Α	16.00±0.20	0.630±0.008
В	14.00±0.20	$0.551^{+0.009}_{-0.008}$
С	14.00±0.20	$0.551^{+0.009}_{-0.008}$
D	16.00±0.20	0.630±0.008
F	1.00	0.039
G	1.00	0.039
Н	$0.22^{+0.05}_{-0.04}$	0.009±0.002
I	0.08	0.003
J	0.50 (T.P.)	0.020 (T.P.)
K	1.00±0.20	$0.039^{+0.009}_{-0.008}$
L	0.50±0.20	$0.020^{+0.008}_{-0.009}$
М	$0.17^{+0.03}_{-0.07}$	0.007+0.001
N	0.08	0.003
Р	1.40±0.05	0.055±0.002
Q	0.10±0.05	0.004±0.002
R	3°+7°	3°+7°
S	1.60 MAX.	0.063 MAX.
		S100GC-50-8EU


Remark The package dimensions and materials of ES versions are the same as those of mass-production versions.

# 100PIN PLASTIC QFP (14x20)



detail of lead end





#### NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	23.6±0.4	0.929±0.016
В	20.0±0.2	$0.795^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	0.8	0.031
G	0.6	0.024
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.8±0.2	$0.071^{+0.008}_{-0.009}$
L	0.8±0.2	0.031+0.009
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	2.7±0.1	$0.106^{+0.005}_{-0.004}$
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

P100GF-65-3BA1-3

**Remark** The package dimensions and materials of ES versions are the same as those of mass-production versions.

#### 8. RECOMMENDED SOLDERING CONDITIONS

Solder this product under the following recommended conditions.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 8-1. Surface Mount Type Soldering Conditions

(1)  $\mu$ PD784927GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)  $\mu$ PD784928GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)  $\mu$ PD784927YGF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)  $\mu$ PD784928YGF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 secs. max. (210°C min.), Number of times: three times max.	IR35-00-3
VPS	Package peak temperature: 215°C, Time: 40 secs. max. (200°C min.), Number of times: three times max.	VP15-00-3
Wave soldering	Solder bath temperature: 260°C max., Time: 10 secs. max., Number of times: once, Preheating temperature: 120°C max.(Package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 350°C max., Time: three secs. max. (per device side)	_

Caution Do not use two or more soldering methods in combination (except partial heating).

\* (2)  $\mu$ PD784927GF- $\times\times$ -3BA-A : 100-pin plastic QFP (14  $\times$  20 mm)  $\mu$ PD784928GF- $\times\times$ -3BA-A : 100-pin plastic QFP (14  $\times$  20 mm)  $\mu$ PD784927YGF- $\times\times$ -3BA-A : 100-pin plastic QFP (14  $\times$  20 mm)  $\mu$ PD784928YGF- $\times\times$ -3BA-A : 100-pin plastic QFP (14  $\times$  20 mm)

Soldering Method	Soldering Conditions	Recommended Conditions Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less,  Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR60-207-3
Wave soldering	For details, contact an NEC Electronics sales representative.	_
Partial heating	Pin temperature: 350°C max., Time: 3 seconds. max. (per pin row))	_

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

**Remark** Products that have the part numbers suffixed by "-A" are lead-free products.

#### APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for developing systems using the  $\mu$ PD784927. Refer to (5) Cautions when the development tools are used.

#### (1) Language processing software

RA78K4	78K/IV series common assembler package
CC78K4	78K/IV series common C compiler package
DF784928	Device file for the μPD784928, 784928Y subseries
CC78K4-L	78K/IV series common C compiler library source file

#### (2) Flash memory writing tools

Flashpro II, III	Dedicated flash programmer
(Part number: FL-PR2,	
FL-PR3, PG-FPIII)	
FA-100GC	Adapter for writing 100-pin plastic LQFP (GC-8EU type) flash memory. Be sure to
	connect depending on the target product.
FA-100GF	Adapter for writing 100-pin plastic QFP (GF-3BA type) flash memory. Be sure to
	connect depending on the target product.

#### (3) Debugging tools

#### • When using the IE-78K4-NS in-circuit emulator

	IE-78K4-NS	78K/IV series common in-circuit emulator	
	IE-70000-MC-PS-B	Power supply unit for IE-78K4-NS	
	IE-70000-98-IF-C	Interface adapter necessary when a PC-9800 series computer (except notebook personal computer) is used as host machine (C bus compatible)	
₹	IE-70000-CD-IF-A	PC card and interface cable necessary when a notebook personal computer is used as host machine (PCMCIA socket compatible)	
	IE-70000-PC-IF-C	Interface adapter necessary when an IBM PC/AT™ compatible machine is used as host machine (ISA bus compatible)	
	IE-784928-NS-EM1	Emulation board for emulating the $\mu$ PD784928, 784928Y subseries	
	EP-784915-GF-R	Emulation probe for $\mu$ PD784915 subseries common 100-pin plastic QFP (GC-3BA type) and 100-pin plastic LQFP (GC-8EU type).	
	EV-9200GF-100	Conversion socket to be mounted on the board of the target system for 100-pin plastic QFP (GF-3BA type). It is used in LCC system.	
	NQPACK100RB	Conversion socket to be mounted on the board of the target system for 100-pin plastic QFP (GF-3BA type). It is used in QFP system.	
	ID78K4-NS Integrated debugger for IE-78K4-NS		
	SM78K4	78K/IV series common system simulator	
	DF784928	Device file for the μPD784928, 784928Y subseries	

89



# • When using the IE-784000-R in-circuit emulator

IE-784000-R	78K/IV series common in-circuit emulator
IE-70000-98-IF-C	Interface adapter necessary when a PC-9800 series computer (except notebook personal computer) is used as host machine (C bus compatible)
IE-70000-PC-IF-C	Interface adapter necessary when an IBM PC/AT compatible machine is used as host machine (ISA bus compatible)
IE-78000-R-SV3	Interface adapter and cable necessary when an EWS is used as host machine
IE-784928-NS-EM1 IE-784915-R-EM1	Emulation board for emulating the $\mu$ PD784928, 784928Y subseries and $\mu$ PD784915 subseries
IE-784000-R-EM	78K/IV series common emulation board
IE-78K4-R-EX3	Conversion board for 100-pin products necessary when the IE-784928-NS-EM1 is used in the IE-784000-R. Not necessary when the IE-784915-R-EM1 is used.
EP-784915-GF-R	Emulation probe for $\mu$ PD784915 subseries common 100-pin plastic QFP (GC-3BA type) and 100-pin plastic LQFP (GC-8EU type).
EV-9200GF-100	Conversion socket to be mounted on the board of the target system for 100-pin plastic QFP (GF-3BA type). It is used in LCC system.
NQPACK100RB	Conversion socket to be mounted on the board of the target system for 100-pin plastic QFP (GF-3BA type). It is used in QFP system.
ID78K4	Integrated debugger for IE-784000-R
SM78K4	78K/IV series common system simulator
DF784928	Device file for the μPD784928, 784928Y subseries

# (4) Real-time OS

RX78K/IV	Real-time OS for 78K/IV series
MX78K4	OS for 78K/IV series

#### (5) Cautions when the development tools are used

- The ID78K4-NS, ID78K4, and SM78K4 are used in combination with the DF784928.
- The CC78K4 and RX78K/IV are used in combination with the RA78K4 and DF784928.
- FL-PR2, FL-PR3, FA-100GC, and FA-100GF are products of Naito Densei Machida Mfg. Co., Ltd. (TEL: 044-822-3813). Contact an NEC distributor when purchasing these products.
- NQPACK100RB is a product of Tokyo Eletech Corp.

Reference: Daimaru Kogyo, Ltd. Electronics Dept. (TEL: Tokyo 03-3820-7112)

Electronics 2nd Dept. (TEL: Osaka 06-6244-6672)

· Host machines and OSs compatible with the software are as follows:

Host Machine [OS]	PC	EWS	
	PC-9800 Series [Windows <sup>™</sup> ] IBM PC/AT compatible machines	HP9000 series 700 <sup>TM</sup> [HP-UX <sup>TM</sup> ] SPARCstation <sup>TM</sup> [SunOS <sup>TM</sup> , Solaris <sup>TM</sup> ]	
Software	[Japanese/English Windows]	NEWS™ (RISC) [NEWS-OS™]	
RA78K4	Note	0	
CC78K4	Note	0	
ID78K4-NS	0	_	
ID78K4	0	0	
SM78K4	0	_	
RX78K/IV	Note	0	
MX78K4	Note	0	

Note DOS based software



#### **APPENDIX B. RELATED DOCUMENTS**

The documents referred to in this publication may include preliminary versions. However, preliminary versions are not marked as such.

#### **Device-related documents**

Document	Document No.	
	Japanese	English
$\mu$ PD784928, 784928Y Subseries User's Manual - Hardware	U12648J	U12648E
μPD784927, 784928, 784927Y, 784928Y Data Sheet	U12255J	This document
$\mu$ PD784928 Subseries Special Function Register Table	U12798J	-
μPD78F4928 Preliminary Product Information	U12188J	U12188E
μPD784928Y Subseries Special Function Register Table	U12719J	-
μPD78F4928Y Preliminary Product Information	U12271J	U12271E
$\mu$ PD784915, 784928, 784928Y Subseries Application Note - VCR Servo	U11361J	U11361E
78K/IV Series User's Manual - Instruction	U10905J	U10905E
78K/IV Series Instruction Table	U10594J	_
78K/IV Series Instruction Set	U10595J	_
78K/IV Series Application Note - Software Basics	U10095J	U10095E

# Development tool-related documents (User's Manuals)

Document		Document No.	
		Japanese	English
RA78K4 Assembler Package	Operation	U11334J	U11334E
	Language	U11162J	U11162E
RA78K4 Structured Assembler Preprocessor	or	U11743J	U11743E
CC78K4 C Compiler	Operation	U11572J	U11572E
	Language	U11571J	U11571E
IE-78K4-NS		U13356J	U13356E
IE-784000-R		U12903J	EEU-1534
IE-784928-NS-EM1		U13819J	U13819E
IE-784915-R-EM1, EP-784915GF-R		U10931J	U10931E
SM78K4 System Simulator Windows Based	Reference	U10093J	U10093E
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092J	U10092E
ID78K4-NS Integrated Debugger	Reference	U12796J	U12796E
ID78K4 Integrated Debugger Windows Based	Reference	U10440J	U10440E
ID78K4 Integrated Debugger HP-UX, SunOS, NEWS-OS Based	Reference	U11960J	U11960E

Caution The contents of the above related documents are subject to change without notice. Be sure to use the latest edition of the document when designing your system.

#### **Embedded software-related documents (User's Manual)**

Document		Document No.	
		Japanese	English
78K/IV Series Real-Time OS	Fundamental	U10603J	U10603E
	Installation	U10604J	U10604E
	Debugger	U10364J	-
78K/IV Series OS, MX78K4	Fundamental	U11779J	

#### **Other Related Documents**

Document Name	Document No.
SEMICONDUCTOR SELECTION GUIDE - Products and Packages -	X13769X
Semiconductor Device Mount Manual	Note
Quality Grades on NEC Semiconductor Devices	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Note See the "Semiconductor Device Mount Manual" website (http://www.necel.com/pkg/en/mount/index.html)

Caution The contents of the above related documents are subject to change without notice. Be sure to use the latest edition of the document when designing your system.

#### NOTES FOR CMOS DEVICES -

#### 1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{\rm IL}$  (MAX) and  $V_{\rm IH}$  (MIN).

#### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### ③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### (4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### (5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

# **(6)** INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

**EEPROM** and FIP are trademarks of NEC Electronics Corporation.

Windows is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 Series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

NEWS and NEW-OS are trademarks of Sony Corporation.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- · Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### [GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

# NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd.

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65030

#### • Sucursal en España Madrid, Spain

Tel: 091-504 27 87

# Succursale Française

Vélizy-Villacoublay, France Tel: 01-30-675800

# Filiale Italiana

Milano, Italy Tel: 02-66 75 41

# Branch The Netherlands

Eindhoven. The Netherlands Tel: 040-2654010

#### Tyskland Filial

Taeby, Sweden Tel: 08-63 87 200

#### United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133

Hong Kong Tel: 2886-9318

#### **NEC Electronics Hong Kong Ltd.**

Seoul Branch Seoul, Korea Tel: 02-558-3737

#### **NEC Electronics Shanghai Ltd.**

Shanghai, P.R. China Tel: 021-5888-5400

#### **NEC Electronics Taiwan Ltd.**

Taipei, Taiwan Tel: 02-2719-2377

#### **NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore

Tel: 6253-8311

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of August, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
  property rights of third parties by or arising from the use of NEC Electronics products listed in this document
  or any other liability arising from the use of such products. No license, express, implied or otherwise, is
  granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
  "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).