



# Dual D Type Master Slave Flip-Flop

**ELECTRICALLY TESTED PER:  
MIL-M-38510/06101**

The 10531 is a dual master-slave type D flip-flop. Asynchronous Set (S) and Reset (R) override Clock (C) and Clock Enable (CE) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.

- 325 mW Max/Pkg (No Load)
- $f_{tog} = 125$  MHz typ
- $t_{pd} = 3.0$  ns typ
- $t_r, t_f = 2.5$  ns typ (20% - 80%)

### PIN ASSIGNMENTS

FUNCTION	DIL	FLATS	LCC	BURN-IN (CONDITION C)
VCC1	1	5	2	GND
Q1	2	6	3	51 $\Omega$ TO V <sub>TT</sub>
$\bar{Q}_1$	3	7	4	51 $\Omega$ TO V <sub>TT</sub>
R1	4	8	5	51 $\Omega$ TO V <sub>TT</sub>
S1	5	9	7	GND
$\bar{CE}_1$	6	10	8	OPEN
D1	7	11	9	OPEN
VEE	8	12	10	VEE
CC	9	13	12	OPEN
D2	10	14	13	OPEN
$\bar{CE}_2$	11	15	14	OPEN
S2	12	16	15	GND
R2	13	1	17	51 $\Omega$ TO V <sub>TT</sub>
$\bar{Q}_2$	14	2	18	51 $\Omega$ TO V <sub>TT</sub>
Q2	15	3	19	51 $\Omega$ TO V <sub>TT</sub>
VCC2	16	4	20	GND

### BURN - IN CONDITIONS:

V<sub>TT</sub> = - 2.0 V MAX/ - 2.2 V MIN

VEE = - 5.7 V MAX/ - 5.2 V MIN

**Military 10531**




### AVAILABLE AS


- 1) JAN: JM 38510/06101
  - 2) SMD: N/A
  - 3) B83: 10531/BXAJC
- X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E  
CERFLAT: F  
LCC: 2

The letter "M" appears before the slash on LCC.



### LOGIC DIAGRAM



# 10531

## R-S TRUTH TABLE

R	S	$Q_n + 1$
L	L	$Q_n$
L	H	H
H	L	L
H	H	N. D.

N. D. = Not Defined


A clock H is a clock transition from a Low to a High state

## CLOCKED TRUTH TABLE

C	D	$Q_n + 1$
L	$\emptyset$	$Q_n$
H	L	L
H	H	H

$\emptyset$  = Don't Care

C = CE + CC



## NOTES

1. Perform test in accordance with test table: each output is tested separately.
2. All input and output cables are equal lengths of 50  $\Omega$  coaxial cables. Wire length should be  $\leq 0.250$  (6.35 mm) from tp in to input pin and tp out to output pin.
3. Outputs not under test should be connected to a 100  $\Omega$  resistor to ground.
4. Note that observed pulse amplitude is attenuated by one half.
5.  $R_L/2 = 50 \Omega \pm 5.0\%$ .
6.  $t_r = t_f = 2.0$  ns (20% - 80%).
7. Scope Input = 50  $\Omega$  GND.
8.  $C_L$  (test Jig)  $\leq 5.0$  pF.







Figure 1. FMAX Test Circuit and Clock Input Sinewave



**NOTES**

1. Perform test in accordance with test table: each output is tested separately.
2. All input and output cables are equal lengths of 50 Ω coaxial cables. Wire length should be  $\leq 0.250$  (6.35 mm) from  $t_{p\text{ in}}$  to input pin and  $t_{p\text{ out}}$  to output pin.
3. Outputs not under test should be connected to a 100 Ω resistor to ground.
4. Note that observed pulse amplitude is attenuated by one half.
5.  $R_L/2 = 50 \Omega \pm 5.0\%$ .
6.  $Z_{OUT} = 50 \Omega$ .
7.  $t_p$  (Set & Reset) = 40 ns.
8. PRR = 1.0 MHz.
9. Scope Input = 50 Ω to GND.
10.  $C_L$  (test Jig)  $\leq 5.0$  pF.

**Figure 2. Set and Reset Switching Test Circuit**

**NOTES**

1. Perform test in accordance with test table: each output is tested separately.
2. All input and output cables are equal lengths of 50  $\Omega$  coaxial cables. Wire length should be  $\leq 0.250$  (6.35 mm) from tp in to input pin and tp out to output pin.
3. Outputs not under test should be connected to a 100  $\Omega$  resistor to ground.
4. Note that observed pulse amplitude is attenuated by one half.
5.  $R_L/2 = 50 \Omega \pm 5.0\%$ .
6.  $Z_{OUT} = 50 \Omega$ .
7.  $t_{pD}(\text{Data}) = 150 \text{ ns}$ ,  $t_{pC}(\text{Clock}) = 40 \text{ ns}$ .
8. PRR = 1.0 MHz.
9. Scope Input = 50  $\Omega$  to GND.
10.  $C_L(\text{test Jig}) \leq 5.0 \text{ pF}$ .

**Figure 3. Synchronous Switching Test Circuit and Waveform**

# 10531 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	V <sub>IHL</sub>	V <sub>ITL</sub>	V <sub>IH</sub>	V <sub>EH</sub>	V <sub>EL</sub>	V <sub>EE1</sub>
T <sub>A</sub> = 25 °C	- 0.780	- 1.850	+ 1.11	+ 0.31	- 1.475	- 1.105	- 1.105	- 5.2	- 5.2	- 3.2
T <sub>A</sub> = 125 °C	- 0.630	- 1.820	+ 1.24	+ 0.36	- 1.400	- 1.000	- 1.000	- 5.2	- 5.2	- 3.2
T <sub>A</sub> = - 55 °C	- 0.880	- 1.920	+ 1.01	+ 0.28	- 1.510	- 1.255	- 1.255	- 5.2	- 5.2	- 3.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW							
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 0 V, Output Load = 100 Ω to - 2.0 V							
		Subgroup 1		Subgroup 2		Subgroup 3			V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH</sub>	V <sub>ITL</sub>	V <sub>CC</sub>	V <sub>EE</sub>	P. U. T.	
V <sub>OH</sub>	High Output Voltage	- 0.93	- 0.78	- 0.825	- 0.63	- 1.08	- 0.88	V	4, 5, 12, 13	4 - 7, 9 - 13			8	1, 16	2, 3, 14, 15	
V <sub>OL</sub>	Low Output Voltage	- 1.85	- 1.62	- 1.82	- 1.545	- 1.92	- 1.655	V	4, 5, 12, 13	4 - 7, 9 - 13			8	1, 16	2, 3, 14, 15	
V <sub>OH1</sub>	High Output Voltage	- 0.95		- 0.845		- 1.10		V	4, 5, 12, 13	4, 5, 12, 13	4, 5, 12, 13	4 - 7, 9 - 13	8	1, 16	2, 3, 14, 15	
V <sub>OL1</sub>	Low Output Voltage		- 1.60		- 1.525		- 1.635	V	4, 5, 12, 13	4 - 7, 9 - 13	4, 5, 12, 13	4 - 7, 9 - 13	8	1, 16	2, 3, 14, 15	
I <sub>EE</sub>	Power Supply Current	- 56		- 62		- 62		mA					8	1, 16	8	
I <sub>IH</sub>	Input Current High		265		450		450	μA	9				8	1, 16	9	
I <sub>IH1</sub>	Input Current High		220		375		375	μA	6, 11				8	1, 16	6, 11	
I <sub>IH2</sub>	Input Current High		330		565		565	μA	4, 5, 12, 13				8	1, 16	4, 5, 12, 13	
I <sub>IH3</sub>	Input Current High		245		420		420	μA	7, 10				8	1, 16	7, 10	
I <sub>IL</sub>	Input Current Low	0.5		0.3		0.5		μA		4 - 7, 9 - 13			8	1, 16	4 - 7, 9 - 13	



# 10531 QUIESCENT LIMIT TABLE \*

## \* ELECTRICAL CHARACTERISTICS

Each MECL 10K series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100  $\Omega$  resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)							
	V <sub>IH1</sub>	V <sub>IL1</sub>	V <sub>IH2</sub>	V <sub>IL2</sub>	V <sub>ITL</sub>	V <sub>ITH</sub>	V <sub>EE</sub>	V <sub>EE1</sub>
T <sub>A</sub> = 25 °C	- 0.780	- 1.850	+ 1.11	+ 0.31	- 1.475	- 1.105	- 5.2	- 3.2
T <sub>A</sub> = 125 °C	- 0.630	- 1.820	+ 1.24	+ 0.36	- 1.400	- 1.000	- 5.2	- 3.2
T <sub>A</sub> = - 55 °C	- 0.880	- 1.920	+ 1.01	+ 0.28	- 1.510	- 1.255	- 5.2	- 3.2

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW					
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V <sub>CC</sub> = 2.0 V, Output Load = 100 $\Omega$ to GND					
		Subgroup 9		Subgroup 10		Subgroup 11			V <sub>IN</sub>	V <sub>OUT</sub>	V <sub>CC</sub>	V <sub>EE</sub>	P. U. T.	
t <sub>TLH</sub>	Rise Time	1.1	4.5	1.1	4.9	1.0	4.6	ns	4 - 7, 10 - 13	2, 3, 14, 15	1, 16	8	8	2, 3, 14, 15
t <sub>THL</sub>	Fall Time	1.1	4.5	1.1	4.9	1.0	4.6	ns	4 - 7, 10 - 13	2, 3, 14, 15	1, 16	8	8	2, 3, 14, 15
t <sub>PLH1</sub>	Propagation Delay	1.2	4.3	1.2	4.9	1.1	4.5	ns	4 - 7, 10 - 13	2, 3, 14, 15	1, 16	8	8	2, 3, 14, 15
t <sub>PLH2</sub>	Propagation Delay	1.5	4.5	1.5	5.0	1.4	4.6	ns	4 - 7, 10 - 13	2, 3, 14, 15	1, 16	8	8	2, 3, 14, 15
t <sub>PHL1</sub>	Propagation Delay	1.2	4.3	1.2	4.9	1.1	4.5	ns	4 - 7, 10 - 13	2, 3, 14, 15	1, 16	8	8	2, 3, 14, 15
t <sub>PHL2</sub>	Propagation Delay	1.5	4.5	1.5	5.0	1.4	4.6	ns	4 - 7, 10 - 13	2, 3, 14, 15	1, 16	8	8	2, 3, 14, 15
f <sub>og</sub>	Toggle Frequency (max)	125		125		105		MHz	6, 11	2, 15	1, 16	8	8	2, 3, 14, 15