



Integrated Device Technology, Inc.

IDT79R3041™ INTEGRATED RISController™ FOR LOW-COST SYSTEMS

IDT79R3041
IDT79RV3041

FEATURES:

- Instruction set compatible with IDT79R3000A and R3051™ Family MIPS RISC CPUs
- High level of integration minimizes system cost
 - RISC CPU
 - Multiply/divide unit
 - Instruction Cache
 - Data Cache
 - Programmable bus interface
 - Programmable port width support
- On-chip instruction and data caches
 - 2KB of Instruction Cache
 - 512B of Data Cache
- Flexible bus interface allows simple, low-cost designs
 - Superset pin-compatible with R3051
 - Adds programmable port width interface (8-, 16-, and 32-bit memory sub-regions)
 - Adds programmable bus interface timing support (Extended address hold, Bus turn around time, Read/write masks)
- Single, double-frequency clock input
- 16.67MHz, 20MHz, 25MHz and 33MHz operation
- 20MIPS at 25MHz
- Low cost 84-pin PLCC packaging
- On-chip 4-deep write buffer eliminates memory write stalls
- On-chip 4-word read buffer supports burst or simple block reads
- On-chip DMA arbiter
- On-chip 24-bit timer
- Boot from 8-bit, 16-bit, or 32-bit wide PROMs
- Pin- and software-compatible family includes R3041, R3051, R3052™, and R3081™
- Complete software support
 - Optimizing compilers
 - Real-time operating systems
 - Monitors/debuggers
 - Floating Point emulation software
 - Page Description Languages

5




Figure 1. R3041 Block Diagram

RISController, R3041, R3051, R3052, R3081, IDT/srm, and IDT/kit are trademarks, and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1995

INTRODUCTION

The IDT R3051 family is a series of high-performance 32-bit microprocessors featuring a high-level of integration, and targeted to high-performance but cost sensitive embedded processing applications. The R3051 family is designed to bring the high-performance inherent in the MIPS RISC architecture into low-cost, simplified, power sensitive applications.

Thus, functional units have been integrated onto the CPU core in order to reduce the total system cost, rather than to increase the inherent performance of the integer engine. Nevertheless, the R3051 family is able to offer 35MIPS of integer performance at 40MHz without requiring external SRAM or caches.

Further, the R3051 family brings dramatic power reduction to these embedded applications, allowing the use of low-cost packaging. Thus, the R3051 family allows customer applications to bring maximum performance at minimum cost.

The R3041 extends the range of price/performance achievable with the R3051 family, by dramatically lowering the cost

of using the MIPS architecture. The R3041 is designed to achieve minimal system and components cost, yet maintain the high-performance inherent in the MIPS architecture. The R3041 also maintains pin and software compatibility with the R3051 and R3081.

The R3051 family offers a variety of price/performance features in a pin-compatible, software compatible family. Table 1 provides an overview of the current members of the R3051 family. Note that the R3051, R3052, and R3081 are also available in pin-compatible versions that include a full-function memory management unit, including 64-entry TLB. The R3051/2 and R3081 are described in separate manuals and data sheets.

Figure 1 shows a block level representation of the functional units within the R3041. The R3041 can be viewed as the embodiment of a discrete solution built around the R3000A. By integrating this functionality on a single chip, dramatic cost and power reductions are achieved.

An overview of these blocks is presented here, followed with detailed information on each block.

Device Name	Instruction Cache	Data Cache	Floating Point	Bus Options
R3051	4kB	2kB	Software Emulation	Mux'ed A/D
R3052	8kB	2kB	Software Emulation	Mux'ed A/D
R3071 R3081	16kB or 8kB	4kB or 8kB	On-chip Hardware	1/2 frequency bus option
R3041	2kB	512B	Software Emulation Programmable timing support	8-, 16-, and 32-bit port width support


2905 tbl 01

Table 1. Pin compatible R3051 Family

CPU Core

The CPU core is a full 32-bit RISC integer execution engine, capable of sustaining close to a single cycle execution rate. The CPU core contains a five stage pipeline, and 32 orthogonal 32-bit registers. The R3051 family implements the MIPS-I Instruction Set Architecture (ISA). In fact, the execution engine of the R3041 is the same as the execution engine of the R3000A. Thus, the R3041 is binary compatible with those CPU engines, as well as compatible with other members of the R3051 family.

The execution engine of the R3051 family uses a five-stage pipeline to achieve close to single cycle execution. A new instruction can be started in every clock cycle; the execution engine actually processes five instructions concurrently (in various pipeline stages). The five parts of the pipeline are the Instruction Fetch, Read register, ALU execution, Memory, and Write Back stages. Figure 2 shows the concurrency achieved by the R3051 family pipeline.



2905 drw 02

Figure 2. R3051 Family 5-Stage Pipeline

System Control Co-Processor

The R3041 also integrates on-chip a System Control Co-processor, CP0. CP0 manages the exception handling capability of the R3041, the virtual to physical address mapping of the R3041, and the programmable bus interface capabilities of the R3041. These topics are discussed in subsequent sections.

The R3041 does not include the optional TLB found in other members of the R3051 family, but instead performs the same virtual to physical address mapping of the base version of the R3051 family. These devices still support distinct kernel and user mode operation, but do not require page management software or an on-chip TLB, leading to a simpler software model and a lower-cost processor.

The memory mapping used by these devices is illustrated in Figure 3. Note that the reserved address spaces shown are for compatibility with future family members; in the current family members, references to these addresses are translated in the same fashion as their respective segments, with no traps or exceptions taken.

When using the base versions of the architecture, the system designer can implement a distinction between the user tasks and the kernel tasks, without having to execute page management software. This distinction can take the form of physical memory protection, accomplished by ad-

dress decoding, or in other system specific forms. In systems which do not wish to implement memory protection, and wish to have the kernel and user tasks operate out of a single unified memory space, upper address lines can be ignored by the address decoder, and thus all references will be seen in the lower gigabyte of the physical address space.

The R3041 adds additional resources into the on-chip CP0. These resources are detailed in the R3041 User's Manual. They allow kernel software to directly control activity of the processor internal resources and bus interface, and include:

- **Cache Configuration Register:** This register controls the data cache block size and miss refill algorithm.
- **Bus Control Register:** This register controls the behavior of the various bus interface signals.
- **Count and Compare Registers:** Together, these two registers implement a programmable 24-bit timer, which can be used for DRAM refresh or as a general purpose timer.
- **Port Size Control Register:** This register allows the kernel to indicate the port width of reads and writes to various sub-regions of the physical address space. Thus, the R3041 can interface directly with 8-, 16-, and 32-bit memory ports, including a mix of sizes, for both instruction and data references, without requiring additional external logic.




Figure 3. Virtual to Physical Mapping of Base Architecture Versions

2905 drw 03

Clock Generation Unit

The R3041 is driven from a single 2x frequency input clock, capable of operating in a range of 40%-60% duty cycle. On-chip, the clock generator unit is responsible for managing the interaction of the CPU core, caches, and bus interface. The clock generator unit replaces the external delay line required in R3000A based applications.

Instruction Cache

The R3041 integrates 2kB of on-chip Instruction Cache, organized with a line size of 16 bytes (four 32-bit entries) and is direct mapped. This relatively large cache substantially contributes to the performance inherent in the R3041, and allows systems based on the R3041 to achieve high-performance even from low-cost memory systems. The cache is implemented as a direct mapped cache, and is capable of caching instructions from anywhere within the 4GB physical address space. The cache is implemented using physical addresses and physical tags (rather than virtual addresses or tags), and thus does not require flushing on context switch.

Data Cache

The R3041 incorporates an on-chip data cache of 512B, organized as a line size of 4 bytes (one word) and is direct mapped. This relatively large data cache contributes substantially to the performance inherent in the R3051 family. As with the instruction cache, the data cache is implemented as a direct mapped physical address cache. The cache is capable of mapping any word within the 4GB physical address space.

The data cache is implemented as a write through cache, to insure that main memory is always consistent with the internal cache. In order to minimize processor stalls due to data write operations, the bus interface unit incorporates a 4-deep write buffer which captures address and data at the processor execution rate, allowing it to be retired to main memory at a much slower rate without impacting system performance.

Bus Interface Unit

The R3051 family uses its large internal caches to provide the majority of the bandwidth requirements of the execution engine, and thus can utilize a simple bus interface connected to slow memory devices.

The R3051 family bus interface utilizes a 32-bit address and data bus multiplexed onto a single set of pins. The bus interface unit also provides an ALE (Address Latch Enable) output signal to de-multiplex the A/D bus, and simple handshake signals to process CPU read and write requests. In addition to the read and write interface, the R3041 incorporates a DMA arbiter, to allow an external master to control the external bus.

The R3041 augments the basic R3051 bus interface capability by adding the ability to directly interface with varying memory port widths, for instructions or data. For example, the R3041 can be used in a system with an 8-bit boot PROM, 16-bit font/program cartridges, and 32-bit main memory, transparently to software, and without requiring external data packing, rotation, and unpacking.

In addition, the R3041 incorporates the ability to change some of the interface timing of the bus. These features can be used to eliminate external data buffers and take advantage of lower speed and lower cost interface components.

One of the bus interface options is the Extended Address Hold mode which adds 1/2 clock of extra address hold time from ALE falling. This allows easier interfacing to FPGAs and ASICs.

The R3041 incorporates a 4-deep write buffer to decouple the speed of the execution engine from the speed of the memory system. The write buffers capture and FIFO processor address and data information in store operations, and present it to the bus interface as write transactions at the rate the memory system can accommodate. During main memory writes, the R3041 can break a large datum (e.g. 32-bit word) into a series of smaller transactions (e.g. bytes), according to the width of the memory port being written. This operation is transparent to the software which initiated the store, insuring that the same software can run in true 32-bit memory systems.

The R3051 family read interface performs both single word reads and quad word reads. Single word reads work with a simple handshake, and quad word reads can either utilize the simple handshake (in lower performance, simple systems) or utilize a tighter timing mode when the memory system can burst data at the processor clock rate. Thus, the system designer can choose to use page or static column mode DRAMs (and possibly use interleaving, if desired, in high-performance systems), or even to use simpler SRAM techniques to reduce complexity.

In order to accommodate slower quad word reads, the R3051 family incorporates a 4-deep read buffer FIFO, so that the external interface can queue up data within the processor before releasing it to perform a burst fill of the internal caches.

In addition, the R3041 can perform on-chip data packing when performing large datum reads (e.g., quad words) from narrower memory systems (e.g., 16-bits). Once again, this operation is transparent to the actual software, simplifying migration of software to higher performance (true 32-bit) systems, and simplifying field upgrades to wider memory. Since this capability works for either instruction or data reads, using 8-, 16-, or 32-bit boot PROMs is easily supported by the R3041.

SYSTEM USAGE

The IDT R3051 family is specifically designed to easily connect to low-cost memory systems. Typical low-cost memory systems use inexpensive EPROMs, DRAMs, and application specific peripherals.

Figure 4 shows some of the flexibility inherent in the R3041. In this example system, which is typical of a laser printer, a 32-bit PROM interface is used due to the size of the PDL interpreter. An embedded system can optionally use an 8-bit boot PROM instead. A 16-bit font/program cartridge interface is provided for add-in cards. A 16-bit DRAM interface is used

for a low-cost page frame buffer. In this system example, a field or manufacturing upgrade to a 32-bit page frame buffer is supported by the boot software and DRAM controller. Embedded systems may optionally substitute SRAMs for the DRAMs. Finally various 8/16/32-bit I/O ports such as RS-232/422, SCSI, and LAN as well as the laser printer engine interface are supported. Such a system features a very low entry price, with a range of field upgrade options including the ability to upgrade to a more powerful member of the R3051 family.




Figure 4. Typical R3041-Based Application

2905 drw 04


DEVELOPMENT SUPPORT

The IDT R3051 family is supported by a rich set of development tools, ranging from system simulation tools through PROM monitor and debug support, applications software and utility libraries, logic analysis tools, and sub-system modules.

Figure 5 is an overview of the system development process typically used when developing R3041 applications. The R3051 family is supported in all phases of project development. These tools allow timely, parallel development of hardware and software for R3051 family based applications, and include tools such as:

- Optimizing compilers from MIPS Technology, the acknowledged leader in optimizing compiler technology.
- Cross development tools, available in a variety of development environments.

- The high-performance IDT floating point emulation library software.
- The IDT Evaluation Board, which includes RAM, EPROM, I/O, and the IDT PROM Monitor.
- IDT Laser Printer System boards, which directly drive a low-cost print engine, and runs Adobe PostScript™ Page Description Language
- Adobe PostScript Page Description Language running on the IDT R3051 family.
- The IDT/sim™ PROM Monitor, which implements a full PROM monitor (diagnostics, remote debug support, peek/poke, etc.).
- IDT/kit™ (Kernel Integration Toolkit), providing library support and a frame work for the system run time environment.



2905 drw 05

Figure 5. R3041 Development Environment

PERFORMANCE OVERVIEW

The R3051 family achieves a very high-level of performance. This performance is based on:

- **An efficient execution engine:** The CPU performs ALU operations and store operations in a single cycle, and has an effective load time of 1.3 cycles, and branch execution rate of 1.5 cycles (based on the ability of the compilers to avoid software interlocks). Thus, the R3041 achieves over 16 MIPS performance when operating out of cache.
- **Large on-chip caches:** The R3051 family contains caches which are substantially larger than those on the majority of embedded microprocessors. These large caches minimize the number of bus transactions required, and allow the R3051 family to achieve actual sustained performance very close to its peak execution rate, even with low-cost memory systems.
- **Autonomous multiply and divide operations:** The R3051 family features an on-chip integer multiplier/divide unit which is separate from the other ALU. This allows the R3041 to perform multiply or divide operations in parallel with other integer operations, using a single multiply or divide instruction rather than using "step" operations.
- **Integrated write buffer:** The R3041 features a four deep write buffer, which captures store target addresses and data at the processor execution rate and retires it to main memory at the slower main memory access rate. Use of on-chip write buffers eliminates the need for the processor to stall when performing store operations.
- **Burst read support:** The R3041 enables the system designer to utilize page mode, static column, or nibble mode RAMs when performing read operations to minimize the main memory read penalty and increase the effective cache hit rates.

The performance differences among the various R3051 family members depends on the application software and the design of the memory system. Different family members feature different cache sizes, and the R3081 features a hardware floating point accelerator. Since all these devices can be used in a pin and software compatible fashion, the system designer has maximum freedom in trading between performance and cost. The memory simulation tools (e.g. Cache3041) allows the system designers to analyze and understand the performance differences among these devices in their application.

SELECTABLE FEATURES

The R3051 family uses two methods to allow the system designer to configure bus interface operation options.

The first set of options are established via the Reset Configuration Mode inputs, sampled during the device reset. After reset, the Reset Mode inputs become regular input or output signals.

The second set of configuration options are contained in the System Control Co-Processor registers. These Co-processor registers configuration options are typically initialized with the boot PROM and can also be changed dynamically by the kernel software.

Selectable features include:

- **Big Endian vs. Little Endian operation:** The part can be configured to operate with either byte ordering convention, and in fact may also be dynamically switched between the two conventions. This facilitates the porting of applications from other processor architectures, and also permits inter-communication between various types of processors and databases.
- **Data Cache Refill of one or four words:** The memory system must be capable of performing 4 word transfers to satisfy instruction cache misses and 1 word transfers to satisfy uncached references. The data cache refill size option allows the system designers to choose between one and four word refill on data cache misses, depending on the performance each option brings to their application.
- **Bus Turn Around speed:** The R3041 allows the kernel to increase the amount of time between bus transactions when changes in direction of the A/D bus occur (e.g., at the end of reads followed by writes). This allows transceivers and buffers to be eliminated from the system.
- **Extended Address Hold Time:** The R3041 allows the system designer to increase the amount of hold time available for address latching, thus allowing slower speed (low cost) address latches, FPGAs and ASICs to be used.
- **Programmable control signals:** The R3041 allows the system designer to optimally configure various memory control signals to be active on reads only, writes only, or on both reads and writes. This allows the simplification of external logic, thus reducing system cost.
- **Programmable memory Port Widths:** The R3041 allows the kernel to partition the physical memory space into various sub-regions, and to individually indicate the port width of these sub-regions. Thus, the bus interface unit can perform data packing and unpacking when communicating with narrow memory sub-regions. For example, these features, can be used to allow the R3041 to interface with narrow 8-bit boot PROMs, or to implement 16-bit only memory systems.

THERMAL CONSIDERATIONS

The R3051 family utilizes special packaging techniques to improve the thermal properties of high-speed processors. Thus, all versions of the R3051 family are packaged in cavity down packaging.

The lowest cost members of the family use a standard cavity down, injection molded PLCC package (the "J" package). This package is used for all speeds of the R3041 family.

Higher speed and higher performance members of the R3051 family utilize more advanced packaging techniques to dissipate power while remaining both low-cost and pin- and socket-compatible with the PLCC package. Thus, these members of the R3051 family are available in the MQUAD package (the "MJ" package), which is an all aluminum package with the die attached to a normal copper lead-frame mounted to the aluminum casing. The MQUAD package is pin and form compatible with the PLCC package. Thus, designers can choose to utilize this package without changing their PCB.

The members of the R3051 family are guaranteed in a case temperature range of 0°C to +85°C. The type of package, speed (power) of the device, and airflow conditions, affect the equivalent ambient conditions which meet this specification.

The equivalent allowable ambient temperature, T_A , can be calculated using the thermal resistance from case to ambient (θ_{CA}) of the given package. The following equation relates ambient and case temperature:

$$T_A = T_C - P * \theta_{CA}$$

where P is the maximum power consumption at hot temperature, calculated by using the maximum Icc specification for the device.

Typical values for θ_{CA} at various airflows are shown in Table 2 for the PLCC package.

θ_{CA}	Airflow (ft/min)					
	0	200	400	600	800	1000
"J" Package	29	26	21	18	16	15
TQFP	55	40	35	33	31	30

2905 1bl 02

Table 2. Thermal Resistance (θ_{CA}) at Various Airflows

NOTES ON SYSTEM DESIGN

The R3041 has been designed to simplify the task of high-speed system design. Thus, set-up and hold-time requirements have been kept to a minimum, allowing a wide variety of system interface strategies.


To minimize these AC parameters, the R3041 employs feedback from its SysCik output to the internal bus interface unit. This allows the R3041 to reference input signals to the reference clock seen by the external system. The SysCik output is designed to provide relatively large AC drive to minimize skew due to slow rise or fall times. A typical part will have less than 2ns rise or fall (10% to 90% signal times) when driving the test load.

Therefore, the system designer should use care when designing for direct SysCik use. Total loading (due to devices connected on the signal net and the routing of the net itself) should be minimized to ensure the SysCik output has a smooth and rapid transition. Long rise and/or fall times may cause a degradation in the speed capability of an individual device.

Similarly, the R3041 employs feedback on its ALE output to ensure adequate address hold time to ALE. The system designer should be careful when designing the ALE net to minimize total loading and to minimize skew between ALE and the A/D bus, which will ensure adequate address access latch time.

IDT's field and factory applications groups can provide the system designer with assistance for these and other design issues.

PIN CONFIGURATIONS




5

**84-Pin PLCC/
Top View
(Cavity Down)**

2905 drw 06

PIN CONFIGURATIONS



PIN DESCRIPTION

PIN NAME	I/O	DESCRIPTION
A/D(31:0)	I/O	<p>Address/Data: A 32-bit time multiplexed bus which indicates the desired address for a bus transaction in one phase, and which is used to transmit data between the CPU and external memory resources during the rest of the transfer.</p> <p>Bus transactions on this bus are logically separated into two phases: during the first phase, information about the transfer is presented to the memory system to be captured using the ALE output. This information consists of:</p> <p>Address(31:4): The high-order address for the transfer is presented on A/D(31:4).</p> <p>$\overline{BE}(3:0)$: These strobes indicate which bytes of the 32-bit bus will be involved in the transfer, and are presented on A/D(3:0). $\overline{BE}(3)$ indicates that A/D(31:24) will be used, and $\overline{BE}(0)$ corresponds to A/D(7:0). These strobes are only valid for accesses to 32-bit wide memory ports. Note that $\overline{BE}(3:0)$ can be held in-active during reads by setting the appropriate bit of CP0; thus when latched, these signals can be directly used as Write Enable strobes.</p> <p>During the second phase, these signals are the data bus for the transaction.</p> <p>Data(31:0): During write cycles, the bus contains the data to be stored and is driven from the internal write buffer. On read cycles, the bus receives the data from the external resource, in either a single data transaction or in a burst of four words, and places it into the on-chip read buffer.</p> <p>The byte lanes used during the transfer are a function of the datum size, the memory port width, and the system byte-ordering.</p>
Addr(3:0)	O	<p>Low Address (3:0) A 4-bit bus which indicates which word/halfword/byte is currently expected by the processor. For 32-bit port widths, only Addr(3:2) is valid during the transfer; for 16-bit port widths, only Addr(3:1) are valid; for 8-bit port widths, all of Addr(3:0) are valid. These address lines always contain the address of the current datum to be transferred. In writes and single datum reads, the addresses initially output the specific target address, and will increment if the size of the datum is wider than the target memory port. For quad word reads, these outputs function as a counter starting at '0000', and incrementing according to the width of the memory port.</p> <p>During \overline{Reset}, the Addr(3:0) pins act as Reset Configuration Mode bit inputs for the $\overline{BootProm16}$, $\overline{BootProm8}$, $\overline{ReservedHigh}$, and $\overline{ExtAddrHold}$ options.</p> <p>The R3041 Addr(1:0) output pins are designated as the unconnected Rsvd(1:0) pins in the R3051 and R3081.</p>
Diag	O	<p>Diagnostic Pin. This output indicates whether the current bus read transaction is due to an on-chip cache miss and whether the read is an instruction or data. It is time multiplexed as described below:</p> <p>$\overline{Cached/UnCached}$: During the phase in which the A/D bus presents address information, this pin is an active high output which indicates whether or not the current read is a result of a cache miss. The value of this pin at this time other than in read cycles is undefined.</p> <p>$\overline{I/D}$: A high at this time indicates an instruction reference, and a low indicates a data reference. The value of this pin at this time other than in read cycles is undefined.</p> <p>The R3041 Diag output pin is designated as the Diag(1) output pin in the R3051 and R3081.</p>
ALE	O	<p>Address Latch Enable: Used to indicate that the A/D bus contains valid address information for the bus transaction. This signal is used by external logic to capture the address for the transfer, typically by using transparent latches.</p>
DataEn	O	<p>Data Enable: This signal indicates that the A/D bus is no longer being driven by the processor during read cycles, and thus the external memory system may enable the drivers of the memory system onto this bus without having a bus conflict occur. During write cycles, or when no bus transaction is occurring, this signal is negated, thus disabling the external memory drivers.</p>

NOTE:

1. Reset Configuration Mode bit input when \overline{Reset} is asserted, normal signal function when \overline{Reset} is de-asserted.

2905.tbl/03

PIN DESCRIPTION (Continued):

PIN NAME	I/O	DESCRIPTION
$\overline{\text{Burst/}}\text{WrNear}$	O	<p>Burst Transfer/Write Near: On read transactions, the $\overline{\text{Burst}}$ signal indicates that the current bus read is requesting a block of four contiguous words from memory. This signal is asserted only in read cycles due to cache misses; it is asserted for all I-Cache miss read cycles, and for D-Cache miss read cycles if the 4-word data block refill option is selected in the CP0 Cache Config Register.</p> <p>On write transactions, the $\overline{\text{WrNear}}$ output tells the external memory system that the bus interface unit is performing back-to-back write transactions to an address within the same 256 byte page as the prior write transaction. This signal is useful in memory systems which employ page mode or static column DRAMs, and allows nearby writes to be retired quickly.</p>
$\overline{\text{Rd}}$	O	Read: An output which indicates that the current bus transaction is a read.
$\overline{\text{Wr}}$	O	Write: An output which indicates that the current bus transaction is a write.
$\overline{\text{Ack}}$	I	Acknowledge: An input which indicates to the device that the memory system has sufficiently processed the bus transaction. On write transactions, this signal indicates that the CPU may either progress to the next data item (for mini-burst writes of wide datums to narrow memories), or terminate the write cycle. On read transactions, this signal indicates that the memory system has sufficiently processed the read, and that the processor core may begin processing the data from this read transfer.
$\overline{\text{RdCEn}}$	I	Read Buffer Clock Enable: An input which indicates to the device that the memory system has placed valid data on the A/D bus, and that the processor may move the data into the on-chip Read Buffer.
$\overline{\text{SysClk}}$	O	System Reference Clock: An output from the CPU which reflects the timing of the internal processor "System" clock. This clock is used to control state transitions in the read buffer, write buffer, memory controller, and bus interface unit.
$\overline{\text{BusReq}}$	I	DMA Arbiter Bus Request: An input to the device which requests that the CPU tri-state its bus interface signals so that they may be driven by an external master. The negation of this input relinquishes mastership back to the CPU.
$\overline{\text{BusGnt}}$	O	<p>DMA Arbiter Bus Grant. An output from the CPU used to acknowledge that a $\overline{\text{BusReq}}$ has been detected, and that the bus is relinquished to the external master.</p> <p>The R3041 adds an additional DMA protocol, under the control of CP0. If the DMA Protocol is enabled, the R3041 can request that the external master relinquish bus mastership back to the processor by negating the $\overline{\text{BusGnt}}$ output early, and waiting for the $\overline{\text{BusReq}}$ input to be negated.</p>
$\overline{\text{SBrCond(3)/}}\text{IOStrobe}$	I/O	<p>Branch Condition Port/IO Strobe: The use of this signal depends on the setting of various bits of the CP0 Bus Control register. If BrCond mode is selected, this input is logically connected to CpCond(3), and can be used by the branch on co-processor condition instructions as an input port. The SBrCond(3) input has special internal logic to synchronize the input, and thus may be driven by asynchronous agents.</p> <p>If this pin is selected to function as $\overline{\text{IOStrobe}}$, it may be asserted as an output on reads, writes, or both, as programmed into CP0. This strobe asserts in the second clock cycle of a transfer, and thus can be used to strobe various control signals on the bus interface.</p>
$\overline{\text{SBrCond(2)/}}\text{ExtDataEn}$	I/O	<p>Branch Condition Port/Extended Data Enable: The use of this signal depends on the settings in the CP0 Bus Control register. If BrCond mode is selected, this input is logically connected to CpCond(2), and can be used by the branch on co-processor condition instructions as an input port. The SBrCond(2) input has special internal logic to synchronize the input, and thus may be driven by asynchronous agents.</p> <p>If this pin is selected to function as Extended Data Enable, it may be asserted as an output on reads, writes, or both, as programmed into CP0. This strobe can be used as an extended data enable strobe, in that it is held asserted for one-half clock cycle after the negation of $\overline{\text{Rd}}$ or $\overline{\text{Wr}}$. This signal may typically be used as a write enable control line for transceivers, as a write line for I/O, or as an address mux select for DRAMs.</p>
$\overline{\text{MemStrobe}}$	O	<p>Memory Strobe: This active low output pulses low for each data read or written, as configured in the CP0 Bus Control register. Thus, it can be used as a read strobe, write strobe, or both, for SRAM type memories or for I/O devices.</p> <p>The R3041 $\overline{\text{MemStrobe}}$ output pin is designated as the BrCond(0) input pin in the R3051 and R3081.</p>

2905 tbl 04

PIN DESCRIPTION (Continued):

PIN NAME	I/O	DESCRIPTION
$\overline{\text{BE16(1:0)}}$	O 1 ⁽¹⁾	<p>Byte Enable Strokes for 16-bit Memory Port: These active low outputs are the byte lane strobes for accesses to 16-bit wide memory ports; they are not necessarily valid for 8- or 32-bit wide ports. If $\overline{\text{BE16(1)}}$ is asserted, then the most significant byte (either D(31:24) or D(15:8), depending on system endianness) is going to be used in this transfer. If $\overline{\text{BE16(0)}}$ is asserted, the least significant byte (D(23:16) or D(7:0)) will be used.</p> <p>$\overline{\text{BE16(1:0)}}$ can be held inactive (masked) during read transfers, according to the programming of the CP0 Bus Control register.</p> <p>During $\overline{\text{Reset}}$, the $\overline{\text{BE16(1:0)}}$ act as Reset Configuration Mode bit inputs for two ReservedHigh options. The $\overline{\text{BE16(1:0)}}$ output pins are designated as the unconnected Rsvd(3:2) pins in the R3051 and R3081.</p>
$\overline{\text{Last}}$	O	<p>Last Datum in Mini-Burst: This active low output indicates that this is the last datum transfer in a given transaction. It is asserted after the next to last $\overline{\text{RdCEn}}$ (reads) or $\overline{\text{Ack}}$ (writes), and is negated when $\overline{\text{Rd}}$ or $\overline{\text{Wr}}$ is negated.</p> <p>The $\overline{\text{Last}}$ output pin is designated in the R3051 and R3081 as the Diag(0) output pin.</p>
$\overline{\text{TC}}$	O	<p>Terminal Count: This is an active low output from the processor which indicates that the on-chip timer has reached its terminal count. It will remain low for either 1.5 clock cycles, or until software resets the timer, depending on the mode selected in the CP0 Bus Control register. Thus, the on-chip timer can function either as a free running timer for system functions such as DRAM refresh, or can operate as a software controlled time-slice timer, or real-time clock.</p> <p>The $\overline{\text{TC}}$ output pin is designated in the R3051 as the BrCond(1) input pin, and in the R3081 as the Run pin output.</p>
$\overline{\text{BusError}}$	I	<p>Bus Error: Input to the bus interface unit to terminate a bus transaction due to an external bus error. This signal is only sampled during read and write operations. If the bus transaction is a read operation, then the CPU will take a bus error exception.</p>
$\overline{\text{Int(5:3)}}$ $\overline{\text{SInt(2:0)}}$	I 1 ⁽¹⁾	<p>Processor Interrupt: During normal operation, these signals are logically the same as the $\overline{\text{Int(5:0)}}$ signals of the R3000A. During processor reset, these signals perform mode initialization of the CPU, but in a different (simpler) fashion than the interrupt signals on the original R3000A.</p> <p>During $\overline{\text{Reset}}$, $\overline{\text{Int(3)}}$ and $\overline{\text{SInt(0)}}$ act as Reset Configuration Mode bit inputs for the AddrDisplayAndForceCacheMiss and BigEndian options.</p> <p>There are two types of interrupt inputs: the $\overline{\text{SInt}}$ inputs are internally synchronized by the processor, and may be driven by an asynchronous external agent. The direct interrupt inputs are not internally synchronized, and thus must be externally synchronized to the CPU. The direct interrupt inputs have one cycle lower latency than the synchronized interrupts.</p>
$\overline{\text{ClkIn}}$	I	<p>Master Clock Input: This is a double frequency input used to control the timing of the CPU.</p>
$\overline{\text{Reset}}$	I	<p>Master Processor Reset: This signal initializes the CPU. Reset initialization mode selection is performed during the last cycle of $\overline{\text{Reset}}$.</p>
$\overline{\text{TriState}}$	I	<p>Tri-State: This input to the R3041 requests that the R3041 tri-state all of its outputs. In addition to those outputs tri-stated during DMA, tri-state will cause $\overline{\text{SysClk}}$, $\overline{\text{TC}}$, and $\overline{\text{BusGnt}}$ to tri-state. This signal is intended for use during board testing and emulation during debug and board manufacture.</p> <p>The $\overline{\text{TriState}}$ input pin is designated as the unconnected Rsvd(4)pin in the R3051 and R3081.</p>
Vcc	I	<p>Power: These inputs must be supplied with the rated supply voltage (VCC). All Vcc inputs must be connected to insure proper operation.</p>
Vss	I	<p>Ground: These inputs must be connected to ground (GND). All Vss inputs must be connected to insure proper operation.</p>

NOTE:

- Reset Configuration Mode bit input when $\overline{\text{Reset}}$ is asserted, normal signal function when $\overline{\text{Reset}}$ is de-asserted.

2905 10/ 05

5

ABSOLUTE MAXIMUM RATINGS^(1, 3) R3041

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tc	Operating Case Temperature	0 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
VIN	Input Voltage	-0.5 to +7.0	V

NOTES: 2905 tbi 06


- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VIN minimum = -3.0V for pulse width less than 15ns. VIN should not exceed VCC +0.5 Volts.
- Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Commercial	0°C to +85°C (Case)	0V	5.0 ±5%

2905 tbi 07

OUTPUT LOADING FOR AC TESTING



2905 drw 07

AC TEST CONDITIONS R3041

Symbol	Parameter	Min.	Max.	Unit
VIH	Input HIGH Voltage	3.0	—	V
VIL	Input LOW Voltage	—	0	V
VIHS	Input HIGH Voltage	3.5	—	V
VILS	Input LOW Voltage	—	0	V

2905 tbi 08

Signal	Cld
All Signals	25 pF

2905 tbi 09

DC ELECTRICAL CHARACTERISTICS R3041 — (Tc = 0°C to +85°C, Vcc = +5.0V ±5%)

Symbol	Parameter	Test Conditions	16.67MHz		20MHz		25MHz		33MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH	Output HIGH Voltage	Vcc = Min., IOH = -4mA	3.5	—	3.5	—	3.5	—	3.5	—	V
VOL	Output LOW Voltage	Vcc = Min., IOL = 4mA	—	0.4	—	0.4	—	0.4	—	0.4	V
VIH	Input HIGH Voltage ⁽³⁾	—	2.0	—	2.0	—	2.0	—	2.0	—	V
VIL	Input LOW Voltage ⁽¹⁾	—	—	0.8	—	0.8	—	0.8	—	0.8	V
VIHS	Input HIGH Voltage ^(2,3)	—	3.0	—	3.0	—	3.0	—	3.0	—	V
VILS	Input LOW Voltage ^(1,2)	—	—	0.4	—	0.4	—	0.4	—	0.4	V
CIN	Input Capacitance ⁽⁴⁾	—	—	10	—	10	—	10	—	10	pF
COU	Output Capacitance ⁽⁴⁾	—	—	10	—	10	—	10	—	10	pF
ICC	Operating Current	Vcc = 5V, Tc = 25°C	—	225	—	250	—	300	—	370	mA
IiH	Input HIGH Leakage	VIH = VCC	—	100	—	100	—	100	—	100	µA
IiL	Input LOW Leakage	VIL = GND	-100	—	-100	—	-100	—	-100	—	µA
IOZ	Output Tri-state Leakage	VOH = 2.4V, VOL = 0.5V	-100	100	-100	100	-100	100	-100	100	µA

NOTES: 2905 tbi 10

- VIL Min. = -3.0V for pulse width less than 15ns. VIL should not fall below -0.5 volts for larger periods.
- VIHS and VILS apply to ClkIn and Reset.
- VIH should not be held above Vcc + 0.5 volts.
- Guaranteed by design.

AC ELECTRICAL CHARACTERISTICS R3041 (1, 2, 3) (Tc = 0°C to +85°C, Vcc = +5.0V ±5%)

Symbol	Signals	Description	16.67MHz		20MHz		25MHz		33MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t11	BusReq, Ack, BusError, RdCEn	Set-up to SysClk rising	8	—	6	—	5	—	4	—	ns
t11a	A/D	Set-up to SysClk falling	9	—	7	—	6	—	5	—	ns
t12	BusReq, Ack, BusError, RdCEn	Hold from SysClk rising	4	—	3	—	2.5	—	2.5	—	ns
t2a	A/D	Hold from SysClk falling	2	—	2	—	1.5	—	1	—	ns
t3	A/D, Addr, Diag, ALE, Wr Burst/WrNear, Rd, DataEn	Tri-state from SysClk rising (after driven condition)	—	13	—	10	—	10	—	10	ns
t4	A/D, Addr, Diag, ALE, Wr Burst/WrNear, Rd, DataEn	Driven from SysClk falling (after tri-state condition)	—	13	—	10	—	10	—	10	ns
t5	BusGnt	Asserted from SysClk rising	—	10	—	8	—	7	—	6	ns
t6	BusGnt	Negated from SysClk falling	—	10	—	8	—	7	—	6	ns
t7	Wr, Rd, Burst/WrNear, TC	Valid from SysClk rising	—	8	—	6	—	5	—	4	ns
t7a	A/D	Valid from SysClk rising	—	15	—	12	—	10	—	9	ns
t7b	Last	Valid from SysClk rising	—	8	—	5	—	5	—	4	ns
t8	ALE	Asserted from SysClk rising	—	5	—	4	—	4	—	3	ns
t9	ALE	Negated from SysClk falling	—	5	—	4	—	4	—	3	ns
t10	A/D	Hold from ALE negated	2	—	2	—	2	—	1.5	—	ns
t11	DataEn	Asserted from SysClk	—	19	—	15	—	15	—	13	ns
t12	DataEn	Asserted from A/D tri-state ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
t14	A/D	Driven from SysClk rising ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
t15	Wr, Rd, DataEn, Burst/WrNear, Last, TC	Negated from SysClk falling	—	9	—	7	—	6	—	5	ns
t16	Addr(3:0), BE 16(1:0)	Valid from SysClk	—	8	—	6	—	6	—	5	ns
t17	Diag	Valid from SysClk	—	15	—	12	—	11	—	10	ns
t18	A/D	Tri-state from SysClk	—	13	—	10	—	10	—	10	ns
t19	A/D	SysClk to data out	—	16	—	13	—	12	—	10	ns
t20	ClkIn	Pulse Width High	12	—	10	—	8	—	6.5	—	ns
t21	ClkIn	Pulse Width Low	12	—	10	—	8	—	6.5	—	ns
t22	ClkIn	Clock Period	30	250	25	250	20	250	15	250	ns
t23	Reset	Pulse Width from Vcc valid	200	—	200	—	200	—	200	—	µs
t24	Reset	Minimum Pulse Width	32	—	32	—	32	—	32	—	sys
t25	Reset	Set-up to SysClk falling	8	—	6	—	5	—	5	—	ns
t26	Int	Mode set-up to Reset rising	8	—	6	—	5	—	5	—	ns
t27	Int	Mode hold from Reset rising	2.5	—	2.5	—	2.5	—	2.5	—	ns
t28	SInt, SBrCond	Set-up to SysClk falling	8	—	6	—	5	—	5	—	ns
t29	SInt, SBrCond	Hold from SysClk falling	4	—	3	—	3	—	3	—	ns
t30	Int, BrCond	Set-up to SysClk falling	8	—	6	—	5	—	5	—	ns
t31	Int, BrCond	Hold from SysClk falling	4	—	3	—	3	—	3	—	ns
t _{sys}	SysClk	Pulse Width	2* _{t22}	2* _{t22}	2* _{t22}	2* _{t22}	2* _{t22}	2* _{t22}	2* _{t22}	2* _{t22}	ns
t32	SysClk	Clock High Time	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 2	t22 + 2	ns
t33	SysClk	Clock Low Time	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 2	t22 + 2	ns

2905 tbt 11

5

AC ELECTRICAL CHARACTERISTICS R3041 (CONT.)

Symbol	Signals	Description	16.67MHz		20MHz		25MHz		33MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t45	ExtDataEn	Tri-state from SysClk rising (after driven condition)	—	13	—	10	—	10	—	10	ns
t46	ExtDataEn	Driven from SysClk falling (after driven condition)	—	13	—	10	—	10	—	10	ns
t47	IOStrobe	Valid from SysClk falling	—	10	—	8	—	7	—	7	ns
t48	ExtDataEn, DataEn	Asserted from SysClk rising	—	15	—	12	—	9	—	9	ns
t49	ExtDataEn	Negated from SysClk rising	—	9	—	7	—	6	—	6	ns
t50	MemStrobe	Asserted from SysClk rising	—	19	—	15	—	13	—	11	ns
t51	MemStrobe	Negated from SysClk falling	—	19	—	15	—	13	—	11	ns
t52	MemStrobe	Asserted from Addr(3:0) valid ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
tderate	All outputs	Timing deration for loading over 25pF ^(4, 5)	—	0.5	—	0.5	—	0.5	—	0.5	ns/ 25pF

NOTES:

1. All timings referenced to 1.5 Volts, with a rise and fall time of less than 2.5ns.
2. All outputs tested with 25pF loading.
3. The AC values listed here reference timing diagrams contained in the R3041 Hardware User's Manual.
4. Guaranteed by design.
5. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
6. Timings t34 - t44 are reserved for other R3051 family members.

2905 tbi 12

ABSOLUTE MAXIMUM RATINGS^(1, 3) RV3041

Symbol	Rating	Commercial	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Tc	Operating Case Temperature	0 to +85	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
TSTG	Storage Temperature	-55 to +125	°C
VIN	Input Voltage	-0.5 to +7.0	V

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VIN minimum = -3.0V for pulse width less than 15ns. VIN should not exceed VCC +0.5 Volts.
3. Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.


2905 tbi 06

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	VCC
Commercial RV3041	0°C to +85°C (Case)	0V	3.3 ±5%

2905 tbi 07

OUTPUT LOADING FOR AC TESTING



AC TEST CONDITIONS RV3041

Symbol	Parameter	Min.	Max.	Unit
VIH	Input HIGH Voltage	3.0	—	V
VIL	Input LOW Voltage	—	0	V
VIHS	Input HIGH Voltage	3.0	—	V
VILS	Input LOW Voltage	—	0	V

2905 tbi 08

Signal	Cld
All Signals	25 pF

2905 tbi 08

DC ELECTRICAL CHARACTERISTICS RV3041 — (Tc = 0°C to +85°C, Vcc = +3.3V ±5%)

Symbol	Parameter	Test Conditions	16.67MHz		20MHz		25MHz		33MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
VOH	Output HIGH Voltage	Vcc = Min., IOH = -4mA	2.4	—	2.4	—	2.4	—	2.4	—	V
VOL	Output LOW Voltage	Vcc = Min., IOL = 4mA	—	0.4	—	0.4	—	0.4	—	0.4	V
VIH	Input HIGH Voltage ⁽³⁾	—	2.0	—	2.0	—	2.0	—	2.0	—	V
VIL	Input LOW Voltage ⁽¹⁾	—	—	0.8	—	0.8	—	0.8	—	0.8	V
VIHS	Input HIGH Voltage ^(2,3)	—	2.5	—	2.5	—	2.5	—	2.5	—	V
VILS	Input LOW Voltage ^(1,2)	—	—	0.4	—	0.4	—	0.4	—	0.4	V
CIN	Input Capacitance ⁽⁴⁾	—	—	10	—	10	—	10	—	10	pF
COUT	Output Capacitance ⁽⁴⁾	—	—	10	—	10	—	10	—	10	pF
ICC	Operating Current	Vcc = 3.3V, Tc = 25°C	—	130	—	150	—	180	—	225	mA
IiH	Input HIGH Leakage	VIH = VCC	—	100	—	100	—	100	—	100	mA
IiL	Input LOW Leakage	VIL = GND	-100	—	-100	—	-100	—	-100	—	mA
IoZ	Output Tri-state Leakage	VOH = 2.4V, VOL = 0.5V	-100	100	-100	100	-100	100	-100	100	mA

NOTES:

- VIL Min. = -3.0V for pulse width less than 15ns. VIL should not fall below -0.5 volts for larger periods.
- VIHS and VILS apply to Clkin and Reset.
- VIH should not be held above Vcc + 0.5 volts.
- Guaranteed by design.

2905 tbi 10



AC ELECTRICAL CHARACTERISTICS RV3041 (1, 2, 3) — (Tc = 0°C to +85°C, Vcc = +3.3V ±5%)

Symbol	Signals	Description	16.67MHz		20MHz		25MHz		33MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t1	BusReq, Ack, BusError, RdCEn	Set-up to SysClk rising	11	—	8	—	5.5	—	5.5	—	ns
t1a	A/D	Set-up to SysClk falling	12	—	9	—	7	—	7	—	ns
t2	BusReq, Ack, BusError, RdCEn	Hold from SysClk rising	4	—	3	—	2.5	—	2.5	—	ns
t2a	A/D	Hold from SysClk falling	2	—	2	—	1	—	1	—	ns
t3	A/D, Addr, Diag, ALE, Wr Burst/WrNear, Rd, DataEn	Tri-state from SysClk rising (after driven condition)	—	13	—	10	—	10	—	10	ns
t4	A/D, Addr, Diag, ALE, Wr Burst/WrNear, Rd, DataEn	Driven from SysClk falling (after tri-state condition)	—	13	—	10	—	10	—	10	ns
t5	BusGnt	Asserted from SysClk rising	—	10	—	8	—	7	—	7	ns
t6	BusGnt	Negated from SysClk falling	—	10	—	8	—	7	—	7	ns
t7	Wr, Rd, Burst/WrNear, TC	Valid from SysClk rising	—	8	—	6	—	5	—	5	ns
t7a	A/D	Valid from SysClk rising	—	12	—	9	—	8	—	8	ns
t7b	Last	Valid from SysClk rising	—	12	—	9	—	8	—	8	ns
t8	ALE	Asserted from SysClk rising	—	5	—	4	—	4	—	4	ns
t9	ALE	Negated from SysClk falling	—	5	—	4	—	4	—	4	ns
t10	A/D	Hold from ALE negated	2	—	2	—	2	—	1.5	—	ns
t11	DataEn	Asserted from SysClk	—	19	—	15	—	15	—	15	ns
t12	DataEn	Asserted from A/D tri-state ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
t14	A/D	Driven from SysClk rising ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
t15	Wr, Rd, DataEn, Burst/WrNear, Last, TC	Negated from SysClk falling	—	9	—	7	—	6	—	6	ns
t16	Addr(3:0), BE 16(1:0)	Valid from SysClk	—	11	—	8	—	7	—	7	ns
t17	Diag	Valid from SysClk	—	15	—	12	—	11	—	11	ns

2905 tbi 11

AC ELECTRICAL CHARACTERISTICS RV3041 (CONT.)

Symbol	Signals	Description	16.67 MHz		20 MHz		25MHz		33MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t18	A/D	Tri-state from $\overline{\text{SysClk}}$	—	13	—	10	—	10	—	10	ns
t19	A/D	$\overline{\text{SysClk}}$ to data out	—	16	—	13	—	12	—	12	ns
t20	ClkIn	Pulse Width High	12	—	10	—	8	—	6.5	—	ns
t21	ClkIn	Pulse Width Low	12	—	10	—	8	—	6.5	—	ns
t22	ClkIn	Clock Period	30	250	25	250	20	250	15	250	ns
t23	$\overline{\text{Reset}}$	Pulse Width from Vcc valid	200	—	200	—	200	—	200	—	μs
t24	$\overline{\text{Reset}}$	Minimum Pulse Width	32	—	32	—	32	—	32	—	sys
t25	$\overline{\text{Reset}}$	Set-up to $\overline{\text{SysClk}}$ falling	8	—	6	—	5	—	5	—	ns
t26	$\overline{\text{Int}}$	Mode set-up to $\overline{\text{Reset}}$ rising	8	—	6	—	5	—	5	—	ns
t27	$\overline{\text{Int}}$	Mode hold from $\overline{\text{Reset}}$ rising	2.5	—	2.5	—	2.5	—	2.5	—	ns
t28	$\overline{\text{SInt}}$, SBrCond	Set-up to $\overline{\text{SysClk}}$ falling	8	—	6	—	5	—	5	—	ns
t29	$\overline{\text{SInt}}$, SBrCond	Hold from $\overline{\text{SysClk}}$ falling	4	—	3	—	3	—	3	—	ns
t30	$\overline{\text{Int}}$, BrCond	Set-up to $\overline{\text{SysClk}}$ falling	8	—	6	—	5	—	5	—	ns
t31	$\overline{\text{Int}}$, BrCond	Hold from $\overline{\text{SysClk}}$ falling	4	—	3	—	3	—	3	—	ns
tsys	$\overline{\text{SysClk}}$	Pulse Width	2*t22	2*t22	2*t22	2*t22	2*t22	2*t22	2*t22	2*t22	ns
t32	$\overline{\text{SysClk}}$	Clock High Time	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 2	t22 + 2	ns
t33	$\overline{\text{SysClk}}$	Clock Low Time	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 2	t22 + 2	t22 - 2	t22 + 2	ns
t45	$\overline{\text{ExtDataEn}}$	Tri-state from $\overline{\text{SysClk}}$ rising (after driven condition)	—	13	—	10	—	10	—	10	ns
t46	$\overline{\text{ExtDataEn}}$	Driven from $\overline{\text{SysClk}}$ falling (after driven condition)	—	13	—	10	—	10	—	10	ns
t47	$\overline{\text{IOStrobe}}$	Valid from $\overline{\text{SysClk}}$ falling	—	10	—	8	—	7	—	7	ns
t48	$\overline{\text{ExtDataEn}}$	Asserted from $\overline{\text{SysClk}}$ rising	—	15	—	12	—	9	—	9	ns
t49	$\overline{\text{ExtDataEn}}$ $\overline{\text{DataEn}}$	Negated from $\overline{\text{SysClk}}$ rising	—	9	—	7	—	6	—	6	ns
t50	$\overline{\text{MemStrobe}}$	Asserted from $\overline{\text{SysClk}}$ rising	—	19	—	15	—	15	—	15	ns
t51	$\overline{\text{MemStrobe}}$	Negated from $\overline{\text{SysClk}}$ falling	—	19	—	15	—	15	—	15	ns
t52	$\overline{\text{MemStrobe}}$	Asserted from Addr(3:0) valid ⁽⁴⁾	0	—	0	—	0	—	0	—	ns
tderate	All outputs	Timing deration for loading over 25pF ^(4, 5)	—	0.5	—	0.5	—	0.5	—	0.5	ns/ 25pF

NOTES:

1. All timings referenced to 1.5 Volts, with a rise and fall time of less than 2.5ns.
2. All outputs tested with 25pF loading.
3. The AC values listed here reference timing diagrams contained in the R3041 Hardware User's Manual.
4. Guaranteed by design.
5. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
6. Timings t34 - t44 are reserved for other R3051 family members.

2905 tbl 12




Figure 8. R3051 Family Clocking

2905 drw 08




Figure 9. Power-On Reset Sequence

2905 drw 09




Figure 10(a). Warm Reset Sequence

2905 drw 10




Figure 10(b). Warm Reset Sequence (Internal Pull-Ups Used)

2905 drw 11




Figure 11. Mode Selection and Negation of Reset

2905 drw 12

5




Figure 12(a). Start of Read Timing with Non-Extended Address Hold Option




Figure 12(b). Start of Read Timing with Extended Address Hold Option




Figure 12(c). Start of Write Timing with Non-Extended Address Hold Option






Figure 12(d). Start of Write Timing with Extended Address Hold Option



2905 drw 17


Figure 13. Single Datum Read



5

Figure 14. Mini-burst read of 32-bit datum from 8-bit wide memory port

2905 drw 18



2905 drw 19

Figure 15. R3041 Quad Word Read





Figure 16(a). Quad Word Read to 16-bit wide Memory Port

2905 drw 20

5



2905 drw 21

Figure 16(b). End of Quad Word read from 16-bit Wide Memory Port





Figure 17. Basic Write to 32-bit Memory Port

5



2905 drw 23

Figure 18. Tri-Byte Mini-burst Write to 8-bit Port





Figure 19. Request and Relinquish of R3041 Bus to External Master



2905 drw 25

Figure 20. R3041 Regaining Bus Mastership




Figure 21. R3041 DMA Pulse Protocol




Figure 22. Synchronized Interrupt Input Timing




Figure 23. Direct Interrupt Input Timing




Figure 24. Synchronized Branch Condition Input Timing

5





Figure 25. \overline{TC} Output

2905 drw 30

84 LEAD PLCC (SQUARE)



2905 drw 31


DWG #	J84-1	
# of Leads	84	
Symbol	Min.	Max.
A	.165	.180
A1	.095	.115
B	.026	.032
b1	.013	.021
C	.020	.040
C1	.008	.012
D	1.185	1.195
D1	1.150	1.156
D2/E2	1.090	1.130
D3/E3	1.000 REF	
E	1.185	1.195
E1	1.150	1.156
e	.050 BSC	
ND/NE	21	

2905 tbl 13

NOTES:

1. All dimensions are in inches, unless otherwise noted.
2. BSC—Basic lead Spacing between Centers.
3. D & E do not include mold flash or protusions.
4. Formed leads shall be planar with respect to one another and within .004" at the seating plane.
5. ND & NE represent the number of leads in the D & E directions respectively.
6. D1 & E1 should be measured from the bottom of the package.
7. PLCC is pin & form compatible with MQUAD; the MQUAD package is used in other R3051 family members.

100-PIN TQFP




5

DWG #	TQFP	
# of Leads	100	
Symbol	Min.	Max.
A	—	1.60
A1	0.5	0.15
A2	1.35	1.45
D	15.75	16.25
D1	13.95	14.05
E	15.75	16.25
E1	13.95	14.05
L	0.45	0.70
N	100	
e	0.50BSC	
b	0.17	0.27
ccc	—	0.08
ddd	—	0.08
R	0.08	0.20
R1	0.08	—
θ	0	7.0
θ1	11.0	13.0
θ2	11.0	13.0
c	0.09	0.16

2905 tbi 14

ORDERING INFORMATION



2905 drw 32

VALID COMBINATIONS

IDT	79R3041 - 16	TQFP, PLCC Package
	79R3041 - 20	TQFP, PLCC Package
	79R3041 - 25	TQFP, PLCC Package
	79RV3041 - 16	TQFP, PLCC Package
	79RV3041 - 20	TQFP, PLCC Package
	79RV3041 - 25	TQFP, PLCC Package