1 Megabit

 $(128K \times 8)$

PEROM

5-Volt Only

CMOS Flash

Features

- Fast Read Access Time 70 ns
- **Five-Volt-Only Reprogramming**
- Sector Program Operation

Single Cycle Reprogram (Erase and Program) 1024 Sectors (128 bytes/sector)

Internal Address and Data Latches for 128 Bytes

- Internal Program Control and Timer
- Hardware and Software Data Protection
- Fast Sector Program Cycle Time 10 ms
- DATA Polling for End of Program Detection
- Low Power Dissipation

50 mA Active Current 100 μA CMOS Standby Current

- Typical Endurance > 10,000 Cycles
- Single 5 V ±10% Supply
- **CMOS and TTL Compatible Inputs and Outputs**
- Commercial and Industrial Temperature Ranges

Description


The AT29C010 is a five-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its one megabit of memory is organized as 131,072 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 70 ns with power dissipation of just 275 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less than 100 µA. The device endurance is such that any sector can typically be written to in excess of 10,000 times.

(continued)

Pin Configurations

Pin Name	Function
A0 - A16	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

PLCC and LCC Top View



Note: PLCC package pin 30 is a DON'T CONNECT. Contact Atmel for availability of PLCC package with pin 30 as a NO CONNECT.

DIP Top View

		_		-	•	
	- 1		\sim			
NC	d	1		32	Þ	Vcc
A16	₫	2		31	þ	WE
A15	þ	3		30	þ	NC
A12	Ь	4		29	þ	A14
A7	þ	5		29 28	þ	A13
A6	þ	6		27	þ	A8
A5	d	7		26 25	Þ	A9
A4	d	8		25	þ	A11
A3	d	9		24	Ь	ÕĒ
A2	d	10		23 22 21	ь	A10 CE
A1	ď	11		22	ь	Œ
A0	d	12		21	Ь	1/07
1/00	d	13		20	Ь	1/06
1/01		14		19		1/05
1/02	d	15		18	Ь	1/04
GND	d	16		17	Ь	1/03
	ı					

TSOP Top View Type 1

A11 40 FO 1 0	32 30 31 A10 CE
A8 A9 5 2	30 31 A10 CE
A8 A14 A13 G 4 5	28 29 1/07 1/06
A14 NC 0 6 7	26 27 VO5 VO4
NC VCC H 8 a	24 25 B 1/03 GND
A15 A16 B 10 11	22 23 VO2 VO1
A12 🛛 12	an 21 H VOO
A6 🖾 14 . ~	19 P V
A5 A4 6 16 15	18 ₁₇ B A3 A2




Description (Continued)

To allow for simple in-system reprogrammability, the AT29C010 does not require high input voltages for programming. Five-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29C010 is performed on a sector basis; 128 bytes of data are loaded into the device and then simultaneously programmed.

During a reprogram cycle, the address locations and 128 bytes of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically crase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.

Block Diagram



Device Operation

READ: The AT29C010 is accessed like an EPROM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention.

BYTE LOAD: Byte loads are used to enter the 128 bytes of a sector to be programmed or the software codes for data protection. A byte load is performed by applying a low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} .

PROGRAM: The device is reprogrammed on a sector basis. If a byte of data within a sector is to be changed, data for the entire sector must be loaded into the device. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive bytes are entered in the same manner. Each new byte to be programmed must have its high to low transition on WE (or CE) within 150 µs of the low to high transition of WE (or CE) of the preceding byte. If a high to low transition is not detected within 150 µs of the last low to high transition, the load period will end and the internal programming period will start. A7 to A16 specify the sector address. The sector address must be valid during each high to low transition of \overline{WE} (or CE). A0 to A6 specify the byte address within the sector. The bytes may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and

for the duration of twc, a read operation will effectively be a polling operation.

SOFTWARE DATA PROTECTION: A software controlled data protection feature is available on the AT29C010. Once the software protection is enabled a software algorithm must be issued to the device before a program may be performed. The software protection feature may be enabled or disabled by the user; when shipped from Atmel, the software data protection feature is disabled. To enable the software data protection, a series of three program commands to specific addresses with specific data must be performed. After the software data protection is enabled the same three program commands must begin each program cycle in order for the programs to occur. All software program commands must obey the sector program timing specifications. Once set, the software data protection feature remains active unless its disable command is issued. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions.

Once set, software data protection will remain active unless the disable command sequence is issued.

After setting SDP, any attempt to write to the device without the three-byte command sequence will start the internal write timers. No data will be written to the device; however, for the duration of twc, a read operation will effectively be a polling operation.

After the software data protection's three-byte command code is given, a byte load is performed by applying a low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high. The address is latched on the falling edge of \overline{CE} or \overline{WE} , which
(continued)

Device Operation (Continued)

ever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . The 128 bytes of data must be loaded into each sector by the same procedure as outlined in the program section under device operation.

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29C010 in the following ways: (a) V_{CC} sense— if V_{CC} is below 3.8 V (typical), the program function is inhibited. (b) V_{CC} power on delay— once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 5 ms (typical) before programming. (c) Program inhibit— holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits program cycles. (d) Noise filter— pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a program cycle.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common

board design for 256K to 4-megabit densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT29C010 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT29C010 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

OPTIONAL CHIP ERASE MODE: The entire device can be erased by using a six-byte software code. Please see Software Chip Erase application note for details.

Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to V _{CC} +0.6 V
Voltage on $\overline{\text{OE}}$ with Respect to Ground0.6 V to +13.5 V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	V _{IN} = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.





D.C. and A.C. Operating Range

		AT29C010-70	AT29C010-90	AT29C010-12	AT29C010-15	AT29C010-20
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.		-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		5 V ± 5%	5 V ± 10%			

Operating Modes

Mode	CE	ŌĒ	WE	Ai	1/0
Read	VIL	VIL	VIH	Ai	Dout
Program ⁽²⁾	VIL	ViH	VIL	Ai	DIN
5V Chip Erase	VIL	ViH	VIL	Ai	
Standby/Write Inhibit	VIH	X ⁽¹⁾	Х	X	High Z
Program Inhibit	X	Х	ViH		
Program Inhibit	Х	VIL	Х		
Output Disable	X	VIH	Х		High Z
Product Identification					
Hardware	M.	V.,	V.	A1-A16 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IL}	Manufacturer Code ⁽⁴⁾
пакимаге	VIL	VIL	ViH	A1-A16 = V _{IL} , A9 = V _H , ⁽³⁾ A0 = V _{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾				A0 = V _{IL}	Manufacturer Code ⁽⁴⁾
Sullware.				A0 = V _{IH}	Device Code ⁽⁴⁾

Notes: 1. X can be VIL or VIH.

2. Refer to A.C. Programming Waveforms.

3. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$.

4. Manufacturer Code: 1F, Device Code: D5

5. See details under Software Product Identification Entry/Exit.


D.C. Characteristics

Symbol	Parameter	Condition		Min_	Max	Units
ILI	Input Load Current	V _{IN} = 0 V to V _{CC}			10	μА
llo	Output Leakage Current	$V_{I/O} = 0 V \text{ to } V_{CC}$			10	μΑ
la	Vac Standby Current CNOS	CE = Vcc - 0.3V to Vcc	Com.		100	μΑ
I _{SB1}	Vcc Standby Current CMOS	CE = ACC - 0.3A 10 ACC	Ind.		300	μΑ
I _{SB2}	V _{CC} Standby Current TTL	CE = 2.0 V to Vcc			3	mA
lcc	V _{CC} Active Current	f = 5 MHz; lout = 0 mA			50	mA
VIL	Input Low Voltage	-	_		8.0	٧
VIH	Input High Voltage			2.0		٧
Vol	Output Low Voltage	loL = 2.1 mA			.45	٧
V _{OH1}	Output High Voltage	Іон = -400 μΑ		2.4		٧
V _{OH2}	Output High Voltage CMOS	I _{OH} ≈ -100 μA; V _{CC} = 4.5 V		4.2		٧

A.C. Read Characteristics

			9C010- 70		9C010- 90	1	9C010- 12		9C010- 15		9C010- 20	
Symbol	Parameter	Min	Max	Units								
tacc	Address to Output Delay		70		90		120		150	Γ	200	ns
tce (1)	CE to Output Delay		70		90		120		150		200	ns
toe (2)	OE to Output Delay	0	35	0	40	0	50	0	70	0	80	ns
		0	35	0	25	0	30	0_	40	0	50	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		0		0		0		ns


A.C. Read Waveforms^(1,2,3,4)




Notes

- \overline{CE} may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC}.
- OE may be delayed up to tce toe after the falling edge of CE without impact on tce or by tACC - toe after an address change without impact on tACC.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_L = 5pF)$.
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



Output Test Load









A.C. Byte Load Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	0		ns
t _{AH}	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tcH	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
tos	Data Set-up Time	50		ns
tDH,tOEH	Data, OE Hold Time	0		ns
twpH	Write Pulse Width High	100		ns

A.C. Byte Load Waveforms- WE Controlled



A.C. Byte Load Waveforms- $\overline{\text{CE}}$ Controlled




AT29C010

Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
twc	Write Cycle Time		10	ms
tas	Address Set-up Time	0		ns
tah	Address Hold Time	50		ns
tos	Data Set-up Time	50		ns
tDH	Data Hold Time	0		ns
twp	Write Pulse Width	90		ns
tBLC	Byte Load Cycle Time		150	μs
twph	Write Pulse Width High	100		ns

Program Cycle Waveforms^(1,2,3)




Notes: 1. $\overline{A7}$ through A16 must specify the sector address during each high to low transition of \overline{WE} (or \overline{CE}). 2. \overline{OE} must be high when \overline{WE} and \overline{CE} are both low.

- 3. All bytes that are not loaded within the sector being programmed will be erased to FF.




Software Data Protection Enable Algorithm (1)




Notes for software program code:

- Data Format: I/O7 I/O0 (Hex);
 Address Format: A14 A0 (Hex).
- 2. Data Protect state will be activated at end of program cycle.
- 3. Data Protect state will be deactivated at end of program period.
- 4. 128 bytes of data MUST BE loaded.

Software Data Protection Disable Algorithm (1)



Software Protected Program Cycle Waveform (1,2,3)



Notes: 1. A7 through A16 must specify the sector address during each high to low transition of WE (or CE) after the software code has been entered.

- 2. \overline{OE} must be high when \overline{WE} and \overline{CE} are both low.
- 3. All bytes that are not loaded within the sector being programmed will be erased to FF.


Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	10			ns
t OEH	OE Hold Time	10			ns
toe	OE to Output Delay ⁽²⁾		_		ns
twn	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
tон	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay ⁽²⁾				ns
toehp	OE High Pulse	150			ns
twn	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in A.C. Read Characteristics.

Toggle Bit Waveforms^(1,2,3)



Notes:


- 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit.
- 2. Beginning and ending state of I/O6 will vary.
- 3. Any address location may be used but the address should not vary.

<u>AIMEL</u>

5




Software Product Identification Entry (1)




Notes for software product identification:

- 1. Data Format: I/O7 I/O0 (Hex); Address Format: A14 - A0 (Hex).
- A1 A16 = V_{IL}.
 Manufacture Code is read for A0 = V_{IL};
 Device Code is read for A0 = V_{IH}.
- The device does not remain in identification mode if powered down.
- 4. The device returns to standard operation mode.
- Manufacturer Code: 1F Device Code: D5


Software Product (1) Identification Exit




NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.





Ordering Information

tacc (ns)	Icc (mA)		Ondering October	Darling	On and the Demand	
	Active	Standby	Ordering Code	Package	Operation Range	
70	50	0.1	AT29C010-70JC AT29C010-70PC AT29C010-70TC	32J 32P6 32T	Commercial (0° to 70°C)	
90	50	0.1	AT29C010-90DC AT29C010-90JC AT29C010-90LC AT29C010-90PC AT29C010-90TC	32D6 32J 32L 32P6 32T	Commercial (0° to 70°C)	
90	50	0.3	AT29C010-90DI AT29C010-90JI AT29C010-90LI AT29C010-90PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)	
120	50	0.1	AT29C010-12DC AT29C010-12JC AT29C010-12LC AT29C010-12PC AT29C010-12TC	32D6 32J 32L 32P6 32T	Commercial (0° to 70°C)	
120	50	0.3	AT29C010-12DI AT29C010-12JI AT29C010-12LI AT29C010-12PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)	
150	50	0.1	AT29C010-15DC AT29C010-15JC AT29C010-15LC AT29C010-15PC AT29C010-15TC	32D6 32J 32L 32P6 32T	Commercial (0° to 70°C)	
150	50	0.3	AT29C010-15DI AT29C010-15JI AT29C010-15LI AT29C010-15PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)	
200	50	0.1	AT29C010-20DC AT29C010-20JC AT29C010-20LC AT29C010-20PC	32D6 32J 32L 32P6	Commercial (0° to 70°C)	
200	50	0.3	AT29C010-20DI AT29C010-20JI AT29C010-20LI AT29C010-20PI	32D6 32J 32L 32P6	Industrial (-40° to 85°C)	

	Package Type	
32D6	32 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)	
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)	
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)	
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)	
32T	32 Lead, Thin Small Outline Package (TSOP)	

AT29C010