

#### Features

- Fast clock speed: 250, 200, and 167 MHz
- Provide high-performance 3-1-1-1 access rate
- Fast access time: 2.7, 3.0 and 3.5 ns
- Optimal for depth expansion
- Single 3.3V –5% and +5% power supply V<sub>DD</sub>
- Separate V<sub>DDQ</sub> for 3.3V or 2.5V
- Common data inputs and data outputs
- Byte Write Enable and Global Write control
- Chip enable for address pipeline
- · Address, data, and control registers
- Internally self-timed Write Cycle
- Burst control pins (interleaved or linear burst sequence)
- Automatic power-down for portable applications
- High-density, high-speed packages
- JTAG boundary scan for BGA packaging version
- Available in 119-ball bump BG,165-ball FBGA package, and 100-pin TQFP packages (CY7C1440V33 and CY7C1442V33). 209 FBGA package for CY7C1446V33.

### **Functional Description**

The Cypress Synchronous Burst SRAM family employs high-speed, low-power CMOS designs using advanced single-layer polysilicon, triple-layer metal technology. Each memory cell consists of six transistors.

The CY7C1440V33, CY7C1442V33, and CY7C1446V33 SRAMs integrate 1,048,576 x 36/2,097,152 x 18 and 524,288 x 72 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining

### Selection Guide<sup>[1]</sup>

# 1M x 36/2M x 18/512K x 72 Pipelined SRAM

<u>Chip</u> Enable (CE), burst control inputs (ADSC, ADSP, and ADV), write enables (BWa, BWb, BWc, BWd, and BWE), and Global Write (GW).

Asynchronous inputs include the Output Enable ( $\overline{OE}$ ) and burst mode control (MODE). The data ( $DQ_{a,b,c,d}$ ) and the data parity ( $DP_{a,b,c,d}$ ) outputs, enabled by  $\overline{OE}$ , are also asynchronous.

 $\mathsf{DQ}_{a,b,c,d}$  and  $\mathsf{DP}_{a,b,c,d}$  apply to CY7C1440V33,  $\mathsf{DQ}_{a,b}$  and  $\mathsf{DP}_{a,b}$  apply to CY7C1442V33, and  $\mathsf{DQ}_{a,b,c,d,e,f,g,h}$  and  $\mathsf{DP}_{a,b,c,d,e,f,g,h}$  apply to CY7C1446V33. a,b,c,d,e,f,g,h each are eight bits wide in the case of DQ and one bit wide in the case of DP.

Addresses and chip enables <u>are</u> registered with either Address <u>Status</u> Processor (ADSP) or Address Status Controller (ADSC) input pins. Subsequent burst addresses can <u>be internally generated as controlled by the Burst Advance</u> Pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate self-timed WRITE cycle. WRITE cycles can be one to eight bytes wide as controlled by the write control inputs. Individual byte write allows individual byte to be written. BWa controls DQa and DPa. BWb controls DQb and DPb. BWc controls DQc and DPd. BWd controls DQ and DPd. BWe controls DQe and DPe. BWf controls DQf and DPf. BWg controls DQg and DPg. BWh controls DQh and DPh. BWa, BWb, BWc, BWd, BWe, BWf, BWg, and BWh can be active only with BWE LOW. GW LOW causes all bytes to be written. Write pass-through capability allows written data available at the output for the immediately next Read cycle. This device also incorporates pipelined enable circuit for easy depth expansion without penalizing system performance.

All inputs and outputs of the CY7C1440V33, CY7C1442V33, and the CY7C1446V33 are JEDEC-standard JESD8-5 -compatible.

		CY7C1440V33 CY7C1446V33 CY7C1446V33 -300	CY7C1440V33 CY7C1446V33 CY7C1446V33 -250	CY7C1440V33 CY7C1446V33 CY7C1446V33 -200	CY7C1440V33 CY7C1446V33 CY7C1446V33 -167	Unit
Maximum Access Time	Maximum Access Time		2.7	3.0	3.5	ns
Maximum Operating Current	Com'l	TBD	TBD	TBD	TBD	mΑ
Maximum CMOS Standby Current		TBD	TBD	TBD	TBD	mA


Note:


1. Shaded areas contain advance information.


3901 North First Street



## Logic Block Diagram CY7C1440V33–1M x 36










## CY7C1446V33 - 512K x 72






## PRELIMINARY

## CY7C1440V33 CY7C1442V33 CY7C1446V33

## **Pin Configurations**

100-pin TQFP





## Pin Configurations (continued)

	CY7C1440V33 (1M x 36)												
	1	2	3	4	5	6	7						
Α	V <sub>DDQ</sub>	А	А	ADSP	А	А	V <sub>DDQ</sub>						
В	NC	A	А	ADSC	А	А	NC						
С	NC	А	А	$V_{DD}$	А	А	NC						
D	DQc	DQPc	V <sub>SS</sub>	NC	$V_{SS}$	DQPb	DQb						
E	DQc	DQc	V <sub>SS</sub>	CE <sub>1</sub>	V <sub>SS</sub>	DQb	DQb						
F	V <sub>DDQ</sub>	DQc	V <sub>SS</sub>	OE	V <sub>SS</sub>	DQb	V <sub>DDQ</sub>						
G	DQc	DQc	BWc	ADV	BWb	DQb	DQb						
Н	DQc	DQc	V <sub>SS</sub>	GW	V <sub>SS</sub>	DQb	DQb						
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	$V_{DD}$	V <sub>DDQ</sub>						
к	DQd	DQd	V <sub>SS</sub>	CLK	V <sub>SS</sub>	DQa	DQa						
L	DQd	DQd	BWd	NC	BWa	DQa	DQa						
м	V <sub>DDQ</sub>	DQd	V <sub>SS</sub>	BWE	V <sub>SS</sub>	DQa	$V_{DDQ}$						
Ν	DQd	DQd	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQa	DQa						
Р	DQd	DQPd	V <sub>SS</sub>	A0	V <sub>SS</sub>	DQPa	DQa						
R	NC	А	MODE	V <sub>DD</sub>	NC	А	NC						
Т	NC	72M	А	A	А	А	ZZ						
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	$V_{DDQ}$						

## CY7C1440V33 (1M x 36)

## CY7C1442V33 (2M x 18)

	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	А	А	ADSP	А	А	V <sub>DDQ</sub>
В	NC	А	А	ADSC	А	А	NC
С	NC	А	А	$V_{DD}$	А	Α	NC
D	DQb	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQPa	NC
E	NC	DQb	V <sub>SS</sub>	CE <sub>1</sub>	V <sub>SS</sub>	NC	DQa
F	V <sub>DDQ</sub>	NC	V <sub>SS</sub>	OE	V <sub>SS</sub>	DQa	V <sub>DDQ</sub>
G	NC	DQb	BWb	ADV	V <sub>SS</sub>	NC	DQa
Н	DQb	NC	V <sub>SS</sub>	GW	V <sub>SS</sub>	DQa	NC
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	$V_{DDQ}$
к	NC	DQb	V <sub>SS</sub>	CLK	V <sub>SS</sub>	NC	DQa
L	DQb	NC	$V_{SS}$	NC	BWa	DQa	NC
м	V <sub>DDQ</sub>	DQb	V <sub>SS</sub>	BWE	V <sub>SS</sub>	NC	V <sub>DDQ</sub>
Ν	DQb	NC	$V_{SS}$	A1	V <sub>SS</sub>	DQa	NC
Р	NC	DQPb	V <sub>SS</sub>	A0	V <sub>SS</sub>	NC	DQa
R	NC	А	MODE	Vdd	NC	А	NC
Т	72M	А	А	А	А	А	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>



## Pin Configuration (continued)

## 165-ball Bump FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	А	CE <sub>1</sub>	BWc	BWb	CE3	BWE	ADSC	ADV	А	NC
В	NC	А	CE <sub>2</sub>	BWd	BWa	CLK	GW	OE	ADSP	А	NC
С	DPc	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DPb				
D	DQc	DQc	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
E	DQc	DQc	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
F	DQc	DQc	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
G	DQc	DQc	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
н	NC	V <sub>SS</sub>	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
K	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
L	DQd	DQd	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
М	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
Ν	DPd	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	А	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DPa
Р	NC	72M	А	А	TDI	A1	TDO	А	А	А	А
R	MODE	А	А	А	TMS	A0	ТСК	А	А	А	А

## CY7C1440V33 (1M x 36) - 11 x 15 FBGA

### CY7C1442V33 (2M x 18) - 11 x 15 FBGA

	1	2	3	4	5	6	7	8	9	10	11
Α	NC	А	CE <sub>1</sub>	BWb	NC	CE <sub>3</sub>	BWE	ADSC	ADV	А	А
В	NC	А	CE <sub>2</sub>	NC	BWa	CLK	GW	OE	ADSP	А	NC
С	NC	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DPa				
D	NC	DQb	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
E	NC	DQb	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
F	NC	DQb	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
G	NC	DQb	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQa
н	NC	V <sub>SS</sub>	NC	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQb	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	NC
К	DQb	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	NC
L	DQb	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	NC
М	DQb	NC	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	NC
N	DPb	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	А	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC
Р	NC	72M	A	Α	TDI	A1	TDO	A	A	А	А
R	MODE	А	A	A	TMS	A0	TCK	A	A	A	А



## CY7C1446 (512K x72)

	1	2	3	4	5	6	7	8	9	10	11
Α	DQg	DQg	А	CE <sub>2</sub>	ADSP	ADSC	ADV	$\overline{CE}_3$	А	DQb	DQb
В	DQg	DQg	$\overline{\text{BWS}}_{\text{c}}$	$\overline{\text{BWS}}_{g}$	NC	BW	А	BWSb	BWS <sub>f</sub>	DQb	DQb
С	DQg	DQg	$\overline{\text{BWS}}_{\text{h}}$	BWS <sub>d</sub>	NC	CE <sub>1</sub>	NC	BWS <sub>e</sub>	BWSa	DQb	DQb
D	DQg	DQg	V <sub>SS</sub>	NC	NC	OE	NC	GW	V <sub>SS</sub>	DQb	DQb
E	DPg	DPc	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	V <sub>DDQ</sub>	DPf	DPb
F	DQc	DQc	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	DQf	DQf
G	DQc	DQc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	V <sub>DDQ</sub>	DQf	DQf
н	DQc	DQc	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	$V_{SS}$	$V_{SS}$	$V_{SSQ}$	DQf	DQf
J	DQc	DQc	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	DQf	DQf
К	NC	NC	CLK	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	NC	NC	NC
L	DQh	DQh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	V <sub>DDQ</sub>	DQa	DQa
М	DQh	DQh	$V_{SS}$	$V_{SS}$	$V_{SS}$	NC	$V_{SS}$	$V_{SS}$	$V_{SS}$	DQa	DQa
Ν	DQh	DQh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQa	DQa
Р	DQh	DQh	$V_{SS}$	$V_{SS}$	$V_{SS}$	ZZ	$V_{SS}$	$V_{SS}$	$V_{SS}$	DQa	DQa
R	DPd	DPh	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{DD}$	$V_{DD}$	V <sub>DDQ</sub>	$V_{DDQ}$	DPa	DPe
Т	DQd	DQd	V <sub>SS</sub>	NC	NC	MODE	NC	NC	V <sub>SS</sub>	DQe	DQe
U	DQd	DQd	NC	А	А	А	А	А	А	DQe	DQe
V	DQd	DQd	А	А	А	A1	А	А	А	DQe	DQe
W	DQd	DQd	TMS	TDI	А	A0	А	TDO	ТСК	DQe	DQe

## **Pin Definitions**

Pin Name	I/O	Pin Description
A0 A1 A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_{1,}CE_{2}$ , and $CE_{3}$ are sampled active. A <sub>[1:0]</sub> feed the 2-bit counter.
BWa BWb BWc BWd BWe BWf BWg BWh	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, active LOW</b> . When asserted LOW on the rising <u>edge</u> of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $BW_{a,b,c,d,e,f,g,h}$ and $BWE$ ).
BWE	Input- Synchronous	Byte Write Enable Input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.



## **Pin Definitions**

Pin Name	I/O	Pin Description
CE1	Input- Synchronous	<b>Chip Enable <u>1</u> Input, active LOW</b> . Sampled on <u>the rising edge of CLK</u> . Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device. ADSP is ignored if $CE_1$ is HIGH.
CE <sub>2</sub>	Input- Synchronous	<b>Chip</b> Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select/deselect the device.(TQFP Only)
CE <sub>3</sub>	Input- Synchronous	<b>Chip Enable 3 Input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device.(TQFP Only)
OE	Input- Asynchronous	<b>Output Enable, asynchronous input, active LOW</b> . Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are three-stated, and act as input data pins. $\overrightarrow{OE}$ is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, sampled on the rising edge of CLK. When asserted <u>LOW</u> , A is <u>captured</u> in the address registers. A <sub>[1:0]</sub> are also loade <u>d into the burst counter</u> . When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $CE_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, sampled on the rising edge of CLK. When asserted LOW, $\underline{A}_{[x:0]}$ is captured in the address registers. $\underline{A}_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
MODE	Input- Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DDQ}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation.
ZZ	Input- Asynchronous	<b>ZZ "sleep" Input</b> . This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. This pin can also be left as a NC
DQa, DPa DQb, DPb DQc, DPc DQd, DPd DQe, DPe DQf, DPf DQg, DPg DQh, DPh	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by <u>A</u> during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQx and DPx are placed in a three-state condition.DQ a,b,c,d,e,f,g and h are eight bits wide. DP a,b,c,d,e,f,g and h are one bit wide.
TDO	JTAG serial output Synchronous	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK. (BGA Only) This pin can be left as a floating pin if JTAG is not used.
TDI	JTAG serial input Synchronous	Serial data-In to the JTAG circuit. Sampled on the rising edge of TCK.(BGA Only) This pin can be left as a floating pin if JTAG is not used.
TMS	Test Mode Select Synchronous	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK. (BGA Only) This pin can be left as a floating pin if JTAG is not used.
ТСК	JTAG serial clock	Serial clock to the JTAG circuit. (BGA Only) This pin can be left as a floating pin if JTAG is not used.
V <sub>DD</sub>	Power Supply	<b>Power supply inputs to the core of the device</b> . Should be connected to 3.3V –5% +5% power supply.
V <sub>SS</sub>	Ground	Ground for the core of the device. Should be connected to ground of the system.
V <sub>DDQ</sub>	I/O Power Supply	Power supply for the I/O circuitry. Should be connected to a 2.375(min) to Vdd(max)
V <sub>SSQ</sub>	I/O Ground	Ground for the I/O circuitry. Should be connected to ground of the system.
72M		No connects. Reserved for address expansion.
NC	_	No connects.



### Introduction

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CO}$ ) is 2.2 ns (300-MHz device).

The CY7C1440V33/CY7C1446V33/CY7C1446V33 support secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium<sup>®</sup> and i486<sup>™</sup> processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processo<u>r Addr</u>ess Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select ( $\overline{BW}_{a,b,c,d}$  for CY7C1440V33, BW<sub>a,b</sub> for CY7C1442V33, and  $\overline{BW}_{a,b,c,d,e,f,g,h}$  for CY7C1446V33) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Synchronous Chip Selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$  for TQFP/ $\overline{CE}_1$  for BGA) and an asynchronous Output Enable ( $\overline{OE}$ ) provide for easy bank selection and output three-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if CE1 is HIGH. The address presented to the address inputs is stored into the address advancement logic and the Address Register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within 2.2 ns (300-MHz device) if  $\overline{OE}$  is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always three-stated during the first cycle of the access. After the first cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. Once the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output will three-state immediately.

#### Single Write Accesses Initiated by ADSP

This access is initiated when <u>both</u> of the following conditions are satisfied at clock rise: (1) ADSP is asserted LOW, and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the RAM core. The write signals (GW, BWE, and BWx) and ADV inputs are ignored during this first cycle.

ADSP triggered write accesses require two clock cycles to complete. If GW is asserted LOW on the second clock rise, the data presented to the DQx inputs is written into the corresponding address location in the RAM core. If GW is HIGH, then the write operation is controlled by BWE and BWx signals. The CY7C1440V33/CY7C1442V33/CY7C1446V33 provides byte write capability that is described in the Write Cycle Description table. Asserting the Byte Write Enable input (BWE) with the selected Byte Write ( $BW_{a,b,c,d}$  for CY7C1440V33,  $BW_{a,b,c,d,e,f,g,h}$  for CY7C1446V33, and  $BW_{a,b}$ for CY7C1446V33) input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1440V33/CY7C1442V33/CY7C1446V33 is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the DQ inputs. Doing so will three-state the output drivers. As a safety precaution, DQ are automatically three-stated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### Single Write Accesses Initiated by ADSC

ADSC write accesses are initiated when the following conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs (GW, BWE, and BWx) are asserted active to conduct a write to the desired byte(s). ADSC triggered write accesses require a single clock cycle to complete. The address presented to  $A_{[x:0]}$  (x = 20 for CY7C1440V33, x = 21 for CY7C1442V33, and x = 19 for CY7C1446V33) is loaded into the address register and the address advancement logic while being delivered to the RAM core. The ADV input is ignored during this cycle. If a global write is conducted, the data presented to the  $DQ_{[x:0]}$  is written into the corresponding address location in the RAM core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because the CY7C1440V33/CY7C1442V33/CY7C1446V33 is a common I/O device, the Output Enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the  $DQ_{[x:0]}$  inputs. Doing so will three-state the output drivers. As a safety precaution,  $DQ_{[x:0]}$  are automatically three-stated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1440V33/CY7C1442V33/CY7C1446V33 provides a two-bit wrap around counter, fed by  $A_{[1:0]}$ , that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.



Asserting ADV LOW at clock rise will automatically increment the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

#### Interleaved Burst Sequence

First Address	Second Address	Third Address	Fourth Address
A <sub>[1:0]]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### **Linear Burst Sequence**

First Address	Second Address		
A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>	A <sub>[1:0]</sub>
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min.	Max.	Unit
I <sub>DDZZ</sub>	Snooze mode standby current	$ZZ \ge V_{DD} - 0.2V$		15	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>≤</u> 0.2V	2t <sub>CYC</sub>		ns

Cycle Descriptions<sup>[2, 3, 4, 5]</sup>

Next Cycle	Add. Used	ZZ	CE3	CE <sub>2</sub>	CE <sub>1</sub>	ADSP	ADSC	ADV	OE	DQ	Write
Unselected	None	L	Х	Х	1	Х	0	Х	Х	Hi-Z	Х
Unselected	None	L	1	Х	0	0	Х	Х	Х	Hi-Z	Х
Unselected	None	L	Х	0	0	0	Х	Х	Х	Hi-Z	Х
Unselected	None	L	1	Х	0	1	0	Х	Х	Hi-Z	Х
Unselected	None	L	Х	0	0	1	0	Х	Х	Hi-Z	Х
Begin Read	External	L	0	1	0	0	Х	Х	Х	Hi-Z	Х
Begin Read	External	L	0	1	0	1	0	Х	Х	Hi-Z	Read
Continue Read	Next	L	Х	Х	Х	1	1	0	1	Hi-Z	Read
Continue Read	Next	L	Х	Х	Х	1	1	0	0	DQ	Read
Continue Read	Next	L	Х	Х	1	Х	1	0	1	Hi-Z	Read
Continue Read	Next	L	Х	Х	1	Х	1	0	0	DQ	Read
Suspend Read	Current	L	Х	Х	Х	1	1	1	1	Hi-Z	Read
Suspend Read	Current	L	Х	Х	Х	1	1	1	0	DQ	Read
Suspend Read	Current	L	Х	Х	1	Х	1	1	1	Hi-Z	Read
Suspend Read	Current	L	Х	Х	1	Х	1	1	0	DQ	Read

#### Notes:

2.

3.

X = "Don't Care." 1 <u>= HIGH.0</u> = LOW. Write is defined by BWE, BWx, and GW. See Write Cycl<u>e D</u>escriptions table. <u>The</u> DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock. CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub> are available only in the TQFP package. BGA package has a single chip select CE<sub>1</sub>. 4. 5.



## Cycle Descriptions<sup>[2, 3, 4, 5]</sup>

Next Cycle	Add. Used	ZZ		CE <sub>2</sub>	CE <sub>1</sub>	ADSP	ADSC	ADV	OE	DQ	Write
Begin Write	Current	L	Х	Х	Х	1	1	1	Х	Hi-Z	Write
Begin Write	Current	L	Х	Х	1	Х	1	1	Х	Hi-Z	Write
Begin Write	External	L	0	1	0	1	0	Х	Х	Hi-Z	Write
Continue Write	Next	L	Х	Х	Х	1	1	0	Х	Hi-Z	Write
Continue Write	Next	L	Х	Х	1	Х	1	0	Х	Hi-Z	Write
Suspend Write	Current	L	Х	Х	Х	1	1	1	Х	Hi-Z	Write
Suspend Write	Current	L	Х	Х	1	Х	1	1	Х	Hi-Z	Write
ZZ "sleep"	None	Н	Х	Х	Х	Х	Х	Х	Х	Hi-Z	Х

### Write Cycle Descriptions<sup>[2, 3]</sup>

Function (CY7C1440V33)	GW	BWE	BWd	BWc	BWb	BWa	
Read	1	1	Х	Х	Х	Х	
Read	1	0	1	1	1	1	
Write Byte 0–DQa	1	0	1	1	1	0	
Write Byte 1–DQb	1	0	1	1	0	1	
Write Bytes 1, 0	1	0	1	1	0	0	
Write Byte 2–DQc	1	0	1	0	1	1	
Write Bytes 2, 0	1	0	1	0	1	0	
Write Bytes 2, 1	1	0	1	0	0	1	
Write Bytes 2, 1, 0	1	0	1	0	0	0	
Write Byte 3–DQd	1	0	0	1	1	1	
Write Bytes 3, 0	1	0	0	1	1	0	
Write Bytes 3, 1	1	0	0	1	0	1	
Write Bytes 3, 1, 0	1	0	0	1	0	0	
Write Bytes 3, 2	1	0	0	0	1	1	
Write Bytes 3, 2, 0	1	0	0	0	1	0	
Write Bytes 3, 2, 1	1	0	0	0	0	1	
Write All Bytes	1	0	0	0	0	0	
Write All Bytes	0	Х	Х	Х	Х	Х	
Function (CY7C1446V33)	GW		BWE	BWb		BWa	
Read	1		1	Х		Х	
Read	1		0	1		1	
Write Byte 0–DQ <sub>[7:0]</sub> and DP <sub>0</sub>	1		0	1		0	
Write Byte 1–DQ <sub>[15:8]</sub> and DP <sub>1</sub>	1		0	0		1	
Write All Bytes	1		0	0		0	
Write All Bytes	0		Х	Х		Х	

### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1440V33/CY7C1442V33 incorporates a serial boundary scan Test Access Port (TAP) in the FBGA package only. The TQFP package does not offer this functionality. This port operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1

compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC standard 3.3V I/O logic levels.



#### Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

#### **Test Access Port–Test Clock**

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### **Test Mode Select**

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this pin unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the Most Significant Bit (MSB) on any register.

#### Test Data Out (TDO)

The TDO output pin is used to serially clock data-out from the registers. The e output is active depending upon the current state of the TAP state machine (see TAP Controller State Diagram). The output changes on the falling edge of TCK. TDO is connected to the Least Significant Bit (LSB) of any register.

#### Performing a TAP Reset

A Reset is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating. At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins as shown in the TAP Controller Block Diagram. Upon power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the CaptureIR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

#### **Bypass Register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain states. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices. The x36 configuration has a 70-bit-long register, and the x18 configuration has a 51-bit-long register.

The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions table.

#### **TAP Instruction Set**

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Code table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented. The TAP controller cannot be used to load address, data or control signals into the SRAM and cannot preload the Input or Output buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather it performs a capture of the Inputs and Output ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.



#### EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in the TAP controller, and therefore this device is not compliant to the 1149.1 standard.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the TAP controller is not fully 1149.1-compliant.

When the SAMPLE/PRELOAD instructions loaded into the instruction register and the TAP controller in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock

operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output will undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This will not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register will capture the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (TCS and TCH). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

#### Bypass


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



TAP Controller State Diagram<sup>[76]</sup>




#### Note:

6. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.



## **TAP Controller Block Diagram**



## TAP Electrical Characteristics Over the Operating Range<sup>[7, 10]</sup>

Parameter	Description	Test Conditions	Min.	Max.	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -4.0 mA	2.4		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	3.0		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		1.8	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.5	0.8	V
I <sub>X</sub>	Input Load Current	$GND \le V_I \le V_{DDQ}$	-5	5	μA

### TAP AC Switching Characteristics Over the Operating Range<sup>[8, 9]</sup>

Parameters	Description	Min.	Max.	Unit
t <sub>TCYC</sub>	TCK Clock Cycle Time	100		ns
t <sub>TF</sub>	TCK Clock Frequency		10	MHz
t <sub>TH</sub>	TCK Clock HIGH	40		ns
t <sub>TL</sub>	TCK Clock LOW	40		ns
Set-up Times	•			
t <sub>TMSS</sub>	TMS Set-up to TCK Clock Rise	10		ns
t <sub>TDIS</sub>	TDI Set-up to TCK Clock Rise	10		ns

Notes:

7. 8.

9.


All voltage referenced to ground.  $t_{CS}$  and  $t_{CH}$  refer to the set-up and hold time requirements of latching data from the boundary scan register. Test conditions are specified using the load in TAP AC test conditions. TR/TF = 1 ns. Overshoot:  $V_{IH}(AC) \leq V_{DD} + 1.5V$  for  $t \leq t_{TCYC}/2$ ; undershoot:  $V_{IL}(AC) \leq 0.5V$  for  $t \leq t_{TCYC}/2$ ; power-up:  $V_{IH} < 2.6V$  and  $V_{DD} < 2.4V$  and  $V_{DDQ} < 1.4V$  for t < 200 me 10. 200 ms.



## TAP AC Switching Characteristics Over the Operating Range<sup>[8, 9]</sup>

Parameters	Description	Min.	Max.	Unit
t <sub>CS</sub>	Capture Set-up to TCK Rise	10		ns
Hold Times	•		•	
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	10		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	10		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	10		ns
Output Times	•		•	
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		20	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
			1	

## **TAP Timing and Test Conditions**





## **Identification Register Definitions**

Instruction Field	x18	x36	Description
Revision Number (31:29)	000	000	Reserved for version number.
Department Number (27:25)	101	101	Department Number
Voltage (28&24)	00	00	
Architecture (23:21)	000	000	Architecture Type
Memory type (20:18)	000	000	Defines type of memory
Device Width (17:15)	010	100	Defines width of the SRAM. x36 or x18
Device Density (14:12)	111	111	Defines the density of the SRAM
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	Indicate the presence of an ID register.

## Scan Register Sizes

Register Name	Bit Size (x18)	Bit Size (x36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan	51	70

## **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use. This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
RESERVED	101	Do Not Use. This instruction is reserved for future use.
RESERVED	110	Do Not Use. This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

## Boundary Scan Order (1M × 36)

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID

## Boundary Scan Order (1M × 36)

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID



## Boundary Scan Order (1M × 36)

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID

Boundary Scan	Order (2M × 18)
---------------	-----------------

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID

## Boundary Scan Order (2M × 18)

Bit #	Signal Name	Bump ID	Bit #	Signal Name	Bump ID



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature55°C to +150°C
Ambient Temperature with Power Applied–55°C to +125°C
Supply Voltage on $V_{DD}$ Relative to GND –0.3V to +4.6V
DC Voltage Applied to Outputs in High-Z State <sup>[11]</sup> 0.5V to $V_{DDQ}$ + 0.5V DC Input Voltage <sup>[11]</sup> 0.5V to $V_{DDQ}$ + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	

## **Operating Range**

Range	Ambient Temp. <sup>[12]</sup>	V <sub>DD</sub>	V <sub>DDQ</sub>
Com'l	0–70°C	3.3V +5% /–5%	2.375V(Min) V <sub>DD</sub> (Max)

## Electrical Characteristics Over the Operating Range

Parameter			itions	Min.	Max.	Unit
V <sub>DD</sub>	Power Supply Voltage			3.135	3.465	V
V <sub>DDQ</sub>	I/O Supply Voltage			2.375	V <sub>DD</sub>	V
V <sub>OH</sub>		$V_{DD} = Min., I_{OH} = -4.0 \text{ mA}$	Vddq=3.3V	2.4		V
Output HIGH	I Voltage	$V_{DD}$ = Min., $I_{OH}$ = -1.0 mA	Vddq=2.5V	2.0		V
V <sub>OL</sub>		V <sub>DD</sub> = Min., I <sub>OL</sub> = 8.0 mA	Vddq=3.3V		0.4	V
Output LOW	Voltage	V <sub>DD</sub> = Min., I <sub>OL</sub> = 1.0 mA	Vddq=2.5V		0.4	V
VIH			Vddq=3.3 V	2.0		V
Input HIGH \	/oltage		Vddq=2.5V	1.7		V
V <sub>IL</sub>	[11]		Vddq=3.3V	-0.3	0.8	V
Input LOW V	oltage		Vddq=2.5V	-0.3	0.7	V
Ι <sub>X</sub>	Input Load Current	$GND \le V_I \le V_{DDQ}$			5	μΑ
	Input Current of MODE				30	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ_i}$ Output Disa	abled		5	μA
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	300 MHz		TBD	mA
		$f = f_{MAX} = 1/t_{CYC}$	250MHz		TBD	mA
			200MHz		TBD	mA
			166Mhz		TBD	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , Device	300 MHz		TBD	mA
	Power-down Current—TTL Inputs	Deselected, V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub>	250MHz		TBD	mA
		$f = f_{MAX} = 1/t_{CYC}$	200MHz		TBD	mA
			166Mhz		TBD	mA
I <sub>SB2</sub>	Automatic CE Power-down Current—CMOS Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \le 0.3 V$ or $V_{IN} \ge V_{DDQ} - 0.3 V$ , f = 0	All speed grades		TBD	mA
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , Device	300 MHz		TBD	mA
	Power-down Current—CMOS Inputs	Deselected, or $V_{IN} \pm 0.3V$ or $V_{IN} \ge V_{IN} = 0.3V$	250MHz		TBD	mA
		$V_{IN} \ge V_{DDQ} - 0.3V$ f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	200MHz		TBD	mA
			166Mhz		TBD	mA
I <sub>SB4</sub>	Automatic CE Power-down Current—TTL Inputs	$\begin{array}{l} \text{Max. } V_{DD} \text{, Device} \\ \text{Deselected, } V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq \\ V_{IL} \text{, } f = 0 \end{array}$	All speed grades		TBD	mA

#### Notes:


11. Minimum voltage equals -2.0V for pulse durations of less than 20 ns. 12. T<sub>A</sub> is the ambient temperature.



## Capacitance<sup>[13]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz,$	TBD	pF
C <sub>CLK</sub>	Clock Input Capacitance	$V_{DD} = 3.3V,$ $V_{DDQ} = 2.5V$	TBD	pF
C <sub>I/O</sub>	Input/Output Capacitance		TBD	pF

### **AC Test Loads and Waveforms**



### Switching Characteristics Over the Operating Range<sup>[15, 16, 17]</sup>

			00	-2	250	-2	200	-167		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>CYC</sub>	Clock Cycle Time	3.3		4.0		5.0		6.0		ns
t <sub>CH</sub>	Clock HIGH	1.5		1.5		2.0		2.4		ns
t <sub>CL</sub>	Clock LOW	1.5		1.5		2.0		2.4		ns
t <sub>AS</sub>	Address Set-up Before CLK Rise	1.5		1.5		1.5		1.5		ns
t <sub>AH</sub>	Address Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t <sub>CO</sub>	Data Output Valid After CLK Rise		2.3		2.7		3.0		3.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	1.5		1.5		1.5		1.5		ns
t <sub>ADS</sub>	ADSP, ADSC Set-up Before CLK Rise	1.5		1.5		1.5		1.5		ns
t <sub>ADH</sub>	ADSP, ADSC Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t <sub>WES</sub>	BWE, GW, BW <sub>x</sub> Set-up Before CLK Rise	1.5		1.5		1.5		1.5		ns
t <sub>WEH</sub>	BWE, GW, BW <sub>x</sub> Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t <sub>ADVS</sub>	ADV Set-up Before CLK Rise	1.5		1.5		1.5		1.5		ns
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t <sub>DS</sub>	Data Input Set-up Before CLK Rise	1.5		1.5		1.5		1.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t <sub>CES</sub>	Chip Enable Set-up	1.5		1.5		1.5		1.5		ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[16]</sup>		2.3		2.3		3.0		3.0	ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[16]</sup>	1.5		1.5		1.5		1.5		ns
t <sub>EOHZ</sub>	OE HIGH to Output High-Z <sup>[16, 17]</sup>		2.3		2.3		3.0		3.0	ns
t <sub>EOLZ</sub>	OE LOW to Output Low-Z <sup>[16, 17]</sup>	0		0		0		0		ns
t <sub>EOV</sub>	OE LOW to Output Valid <sup>[16]</sup>		2.3		2.7		3.0		3.5	ns

Notes:

Tested initially and after any design or process changes that may affect these parameters.
Input waveform should have a slew rate of 1 V/ns.
Unless otherwise noted, test conditions assume signal transition time of 2.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0 to 2.5V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and load capacitance. Shown in (a), (b), and (c) of AC Test Loads.
t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OEV</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.


voltage.

17.At any given voltage and temperature,  $t_{EOHZ}$  is less than  $t_{EOLZ}$  and  $t_{CHZ}$  is less than  $t_{CLZ}$ .



## **Switching Waveforms**

Write Cycle Timing<sup>[5, 18, 19]</sup>



#### Notes:


18.  $\overline{WE}$  is the combination of  $\overline{BWE}$ ,  $\overline{BWx}$ , and  $\overline{GW}$  to define a write cycle (see Write Cycle Descriptions table).

19. WDx stands for Write Data to Address X.



## Switching Waveforms (continued)

Read Cycle Timing<sup>[5, 18, 20]</sup>




Note:

20. RDx stands for Read Data from Address X.




## Switching Waveforms (continued)

Read/Write Cycle Timing<sup>[5, 18, 19, 20]</sup>






## Switching Waveforms (continued) Pipelined Read/Write Timing<sup>[5, 18, 19, 20]</sup>





## Switching Waveforms (continued)



#### Notes:

Device must be deselected when entering ZZ mode. See Cycle Descriptions Table for all possible signal conditions to deselect the device. I/Os are in three-state when exiting ZZ sleep mode. 21. 22.




## **Ordering Information**

Speed (MHz)	Ordering Code	Package Name	Package Type	Operating Range
300	CY7C1440V33-300AC CY7C1446V33-300AC	A101	100-lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	Commercial
	CY7C1440V33-300BGC CY7C1446V33-300BGC	BG119	119-ball BGA (14 x 22 x 2.4 mm)	
	CY7C1446V33-300BX	BG209	209-ball FBGA (14 x 22 x 2.2mm)	
	CY7C1440V33-300BZC CY7C1446V33-300BZC	BB165C	165-ball FBGA (15 x 17 mm)	
250	CY7C1440V33-250AC CY7C1446V33-250AC	A101	100-lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
	CY7C1440V33-250BGC CY7C1446V33-250BGC	BG119	119-ball BGA (14 x 22 x 2.4 mm)	
	CY7C1446V33-250BX	BG209	209-ball FBGA (14 x 22 x 2.2mm)	
	CY7C1440V33-250BZC CY7C1446V33-250BZC	BB165C	165-ball FBGA (15 x 17 mm)	
200	CY7C1440V33-200AC CY7C1446V33-200AC	A101	100-lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
	CY7C1440V33-200BGC CY7C1446V33-200BGC	BG119	119-ball BGA (14 x 22 x 2.4 mm)	
	CY7C1446V33-200BX	BG209	209-ball FBGA (14 x 22 x 2.2mm)	
	CY7C1440V33-200BZC CY7C1446V33-200BZC	BB165C	165-ball FBGA (15 x 17 mm)	
167	CY7C1440V33-167AC CY7C1446V33-167AC	A101	100-lead 14 x 20 x 1.4 mm Thin Quad Flat Pack	
	CY7C1440V33-167BGC CY7C1446V33-167BGC	BG119	119-ball BGA (14 x 22 x 2.4 mm)	
	CY7C1446V33-167BX	BG209	209-ball FBGA (14 x 22 x 2.2mm)	
	CY7C1440V33-167BZC CY7C1446V33-167BZC	BB165C	165-ball FBGA (15 x 17 mm)	



## Package Diagrams

100-lead Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) A101





51-85050-A



### Package Diagrams (continued)

#### 119-Lead PBGA (14 x 22 x 2.4 mm) BG119







51-85115-\*B



### Package Diagrams (continued)

#### 165-ball FBGA (15 x 17 x 1.20 mm) BB165C








51-85165-\*\*



### Package Diagrams (continued)

#### 209-Lead PBGA (14 x 22 x 2.20 mm) BG209



Intel and Pentium are registered trademarks, and i486 is a trademark, of Intel Corporation. No Bus Latency and NoBL are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology. All products and company names mentioned in this document may be the trademarks of their respective holders.

Page 30 of 31

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.



## **Document History Page**

REV.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	113761	04/11/02	PKS	New Data Sheet
*A	116916	08/07/02	FLX	Correct B <sub>11</sub> pin of 165 FBGA package Shaded 300-MHz device information
*B	121474	11/14/02	DSG	Updated package diagrams 51-85115 (BG119) to rev. *B, 51-85143 (BG209) to rev. *B