

# 32K x 18 Synchronous Cache RAM

### Features

- Supports 66-MHz Pentium "microprocessor cache systems with zero wait states
- 32K by 18 common I/O
- Fast clock-to-output times
  - 8.5 ns
- Two-bit wraparound counter supporting Pentium and 486 burst sequence (CY7C178)
- Two-bit wraparound counter supporting linear burst sequence (CY7C179)
- Separate processor and controller address strobes
- Synchronous self-timed write


- Direct interface with the processor and external cache controller
- Asynchronous output enable
- I/Os capable of 3.3V operation
- Industry-standard pinout
- 52-pin PLCC and POFP

### **Functional Description**

The CY7C178 and CY7C179 are 32K by 18 synchronous cache RAMs designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 8.5 ns. A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access.

The CY7C178 is designed for Intel Pentium and i486 CPU-based systems; its counter follows the burst sequence of the Pentium and the i486 processors. The CY7C179 is architected for processors with linear burst sequences. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.

A synchronous self-timed write mechanism is provided to simplify the write interface. A synchronous chip select input and an asynchronous output enable input provide easy control for bank selection and output three-state control.



### **Selector Guide**

		7C178-8 7C179-8	7C178-10 7C179-10	7C178-12 7C179-12
Maximum Access Time (ns)		8.5	10.5	12.5
Maximum Operating Current (mA)	Commercial	225	210	180
	Military			270

Shaded area contains advanced information.

### Note

DP<sub>0</sub> and DP<sub>1</sub> are functionally equivalent to DQ<sub>x</sub>.
 Pentium is a trademark of Intel Corporation.



# Functional Description (continued) Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CS}$  is LOW and (2)  $\overline{ADSP}$  is LOW.  $\overline{ADSP}$ -triggered write cycles are completed in two clock periods. The address at  $A_0$  through  $A_{14}$  is loaded into the address register and address advancement logic and delivered to the RAM core. The write signal is ignored in this cycle because the cache tag or other external logic uses this clock period to perform address comparisons or protection checks. If the write is allowed to proceed, the write input to the CY7C178 and CY7C179 will be pulled LOW before the next clock rise.  $\overline{ADSP}$  is ignored if  $\overline{CS}$  is HIGH.

If WH, WL, or both are LOW at the next clock rise, information presented at  $DQ_0 = DQ_{15}$  and  $DP_0 = DP_1$  will be written into the location specified by the address advancement logic. WL controls the writing of  $DQ_0 = DQ_7$  and  $DP_0$  while WH controls the writing of  $DQ_8 = DQ_{15}$  and  $DP_1$ . Because the CY7C178 and CY7C179 are common-I/O devices, the output enable signal ( $\overline{OE}$ ) must be deasserted before data from the CPU is delivered to  $DQ_0 = DQ_{15}$  and  $DP_0 = DP_1$ . As a safety precaution, the appropriate data lines are three-stated in the cycle where WH, WL, or both are sampled LOW, regardless of the state of the  $\overline{OE}$  input.

### Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at rising edge of the clock: (1)  $\overline{CS}$  is LOW, (2)  $\overline{ADSC}$  is LOW, and (3)  $\overline{WH}$  or  $\overline{WL}$  are LOW.  $\overline{ADSC}$  triggered accesses are completed in a single clock cycle.

The address at  $A_0$  through  $A_{14}$  is loaded into the address register and address advancement logic and delivered to the RAM core. Information presented at  $DQ_0 - DQ_{15}$  and  $DP_0 - DP_1$  will be written into the location specified by the address advancement logic. Since the CY7C178 and the CY7C179 are common-I/O devices, the output enable signal ( $\overline{OE}$ ) must be deasserted before data from the cache controller is delivered to the data and parity lines. As a safety precaution, the appropriate data and parity lines are three-stated in the cycle where  $\overline{WH}$  and  $\overline{WL}$  are sampled LOW regardless of the state of the  $\overline{OE}$  input.

### **Single Read Accesses**

A single read access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CS}$  is LOW, (2)  $\overline{ADSP}$  or  $\overline{ADSC}$  is LOW,

and (3) WH and WL are HIGH. The address at  $A_0$  through  $A_{14}$  is stored into the address advancement logic and delivered to the RAM core. If the output enable  $(\overline{OE})$  signal is asserted (LOW), data will be available at the data outputs a maximum of 8.5 ns after clock rise.  $\overline{ADSP}$  is ignored if  $\overline{CS}$  is HIGH.

### **Burst Sequences**

The CY7C178 provides a 2-bit wraparound counter, fed by pins  $A_0 - A_1$ , that implements the 486 and Pentium processor's address burst sequence (see *Table 1*). Note that the burst sequence depends on the first burst address.

Table 1. Counter Implementation for the Intel Pentium/486 Processor's Sequence

First Address	Second Address	Third Address	Fourth Address
$A_{X+1}, A_{X}$	$A_{X+1}, A_{x}$	$A_{X+1}, A_{X}$	$A_{X+1}, A_{X}$
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

The CY7C179 provides a two-bit wraparound counter, fed by pins  $A_0 - A_1$ , that implements a linear address burst sequence (see *Table 2*).

Table 2. Counter Implementation for a Linear Sequence

First Address	Second Address	Third Address	Fourth Address
$A_{X+1}, A_{x}$	$A_{X+1}, A_{X}$	$A_{X+1}, A_{x}$	$A_{X+1}, A_{x}$
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

### **Application Example**

Figure 1 shows a 256-Kbyte secondary cache for the Pentium microprocessor using four CY7C178 cache RAMs.





Figure 1, Cache Using Four CY7C178s



# **Pin Definitions**

Signal Name	Туре	# of Pins	Description
V <sub>CC</sub>	Input	1	+5V Power
V <sub>CCQ</sub>	Input	4	+5V or 3.3V (Outputs)
GND	Input	1	Ground
V <sub>SSQ</sub>	Input	4	Ground (Outputs)
CLK	Input	1	Clock
$A_{14} - A_0$	Input	15	Address
ADSP	Input	1	Address Strobe from Processor
ADSC	Input	1	Address Strobe from Cache Controller
WH	Input	1	Write Enable - High Byte
WL	Input	1	Write Enable - Low Byte
ADV	Input	1	Advance
ŌĒ	Input	I	Output Enable
CS	Input	1	Chip Select
DQ <sub>15</sub> -DQ <sub>0</sub>	Input/Output	16	Regular Data
$DP_1-DP_0$	Input/Output	2	Parity Data

# **Pin Descriptions**

Signal Name	I/O	Description	Signal Name	1/0	Description
Input Sig	nals		WH	1	Write signal for the high-order half of the RAM array. This signal is sampled by the rising edge of
CLK	I	Clock signal. It is used to capture the address, the data to be written, and the following control signals: ADSP, ADSC, CS, WH, WL, and ADV. It is also used to advance the on-chip auto-address-increment logic (when the appropriate control signals have been set).			CLK. If WH is sampled as LOW, i.e., asserted, the control logic will perform a self-timed write of DQ <sub>15</sub> – DQ <sub>8</sub> and DP <sub>1</sub> from the on-chip data register into the selected RAM location. There is one exception to this. If ADSP, WH, and CS are asserted (LOW) at the rising edge of CLK, the write
$A_{14} - A_{0}$	ľ	Fifteen address lines used to select one of 32K locations. They are captured in an on-chip register			signal, $\overline{WH}$ , is ignored. Note that $\overline{ADSP}$ has no effect on $\overline{WH}$ if $\overline{CS}$ is HIGH.
		on the rising edge of CLK if $\overline{ADSP}$ or $\overline{ADSC}$ is LOW. The rising edge of the clock also loads the lower two address lines, $A_1 = A_0$ , into the on-chip auto-address-increment logic if $\overline{ADSP}$ or $\overline{ADSC}$ is LOW.	WI.	I	Write signal for the low-order half of the RAM array. This signal is sampled by the rising edge of CLK. If $\overline{WL}$ is sampled as LOW, i.e., asserted, the control logic will perform a self-timed write of $DQ_7 = DQ_0$ and $DP_0$ from the on-chip data register
ADSP	I	Address strobe from processor. This signal is sampled at the rising edge of CLK. When this input and/or $\overline{ADSC}$ is asserted, $A_0 - A_{14}$ will be captured in the on-chip address register. It also allows the lower two address bits to be loaded into the			into the selected RAM location. There is one exception to this. If ADSP, WL, and CS are asserted (LOW) at the rising edge of CLK, the write signal, WL, is ignored. Note that ADSP has no effect of WL if CS is HIGH.
		on-chip auto-address-increment logic. If both ADSP and ADSC are asserted at the rising edge of CLK, only ADSP will be recognized. The ADSP input should be connected to the ADS output of the processor. ADSP is ignored when CS is HIGH.	ĀDV	I	Advance. This signal is sampled by the rising edge of CLK. When it is asserted, it automatically increments the 2-bit on-chip auto-address-increment counter. In the CY7C179, the address will be incremented linearly. In the CY7C178, the address
ĀDSC	I	Address strobe from cache controller. This signal is sampled at the rising edge of CLK. When this input and/or $\overline{ADSP}$ is asserted, $A_0 - A_{14}$ will be captured in the on-chip address register. It also allows the lower two address bits to be loaded into the on-	ĊŚ	I	will be incremented according to the Pentium/486 burst sequence. This signal is ignored if ADSP or ADSP is asserted concurrently with CS. Note that ADSP has no effect on ADV if CS is HIGH.  Chip select. This signal is sampled by the rising
		chip auto-address-increment logic. The ADSC in- put should <i>not</i> be connected to the ADS output of the processor.			edge of CLK. If $\overrightarrow{CS}$ is HIGH and $\overrightarrow{ADSC}$ is $\overrightarrow{LOW}$ , the SRAM is deselected. If $\overrightarrow{CS}$ is LOW and $\overrightarrow{ADSC}$ or $\overrightarrow{ADSP}$ is LOW, a new address is captured by the address register. If $\overrightarrow{CS}$ is HIGH, $\overrightarrow{ADSP}$ is ignored.



### Pin Descriptions (continued)

Signal Name	1/0	Description	Signal Name	I/O	Description
ŌĒ	I	Output enable. This signal is an asynchronous input that controls the direction of the data I/O pins. If OE is asserted (LOW), the data pins are outputs, and the SRAM can be read (as long as CS was asserted when it was sampled at the beginning of the cycle). If OE is deasserted (HIGH), the data I/O pins will be three-stated, functioning as inputs, and the SRAM can be written.	DP <sub>1</sub> -DP <sub>0</sub>	1/0	Two bidirectional data I/O lines. These operate in exactly the same manner as DQ <sub>15</sub> - DQ <sub>0</sub> , but are named differently because their primary purpose is to store parity bits, while the DQs' primary purpose is to store ordinary data bits. DP <sub>1</sub> is an input to and an output from the high-order half of the RAM array, while DP <sub>0</sub> is an input to and an output from the lower-order half of the RAM array.

### **Bidirectional Signals**

DQ<sub>15</sub>~DQ<sub>0</sub> I/O Sixteen bidirectional data I/O lines. DQ<sub>15</sub> - DQ<sub>8</sub> are inputs to and outputs from the high-order half of the RAM array, while DQ<sub>7</sub> – DQ<sub>0</sub> are inputs to and outputs from the low-order half of the RAM array. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they carry the data read from the se-tected location in the RAM array. The direction of the data pins is controlled by  $\overrightarrow{OE}$ : when  $\overrightarrow{OE}$  is high, the data pins are three-stated and can be used as inputs; when  $\overline{OE}$  is low, the data pins are driven by the output buffers and are outputs.  $DQ_{15} - \underline{DQ_8}$  and  $\underline{DQ_7} - \underline{DQ_0}$  are also three-stated when  $\overline{WH}$ and WL, respectively, is sampled LOW at clock rise.

Static Discharge Voltage	>2001V
Latch-Up Current	>200 mA

# **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C

Ambient Temperature with Power Applied ..... -55°C to +125°C Supply Voltage on  $V_{\rm CC}$  Relative to GND .... -0.5V to +7.0V

DC Input Voltage [2] ...... -0.5V to  $V_{CC}$  + 0.5V

# **Operating Range**

Range	Ambient Temperature <sup>[3]</sup>	VCC	V <sub>CCQ</sub>
Com'l	0°C to +70°C	5V ± 5%	3.0V to V <sub>CC</sub>
Mil	-55°C to +125°C	5V ± 5%	5V ± 5%

### Electrical Characteristics Over the Operating Range<sup>[4]</sup>

		7C178-8 7C179-8			7C178-10 7C179-10		7C178-12 7C179-12			
'arameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
√ <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 \text{ mA}$	2.4	$V_{CCQ}$	2.4	$V_{CCQ}$	2.4	$V_{CCQ}$	V	
VOL	Output LOW Voltage	$V_{CC} = Min, l_{OL} = 8.0 \text{ mA}$		0.4		0.4		0.4	V	
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> +0.3V	2.2	V <sub>CC</sub> + 0.3V	2.2	V <sub>CC</sub> +0.3V	V	
$V_{iL}$	Input LOW Voltage <sup>[2]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	V	
lχ	Input Load Current	$GND \le V_1 \le V_{CC}$	-1	1	-1	ì	-1	1	μA	
loz	Output Leakage Current	$\begin{array}{l} \text{GND} \leq V_l \leq V_{CC_l} \\ \text{Output Disabled} \end{array}$	~5	5	-5	5	-5	5	μА	

### Notes:

- Minimum voltage equals ~2.0V for pulse durations of less than 20 ns. 4. See the last page for Group A subgroup testing information.
- 3. TA is the "instant on" case temperature.



# Electrical Characteristics Over the Operating Range (continued)[4]

					78-8 79-8		8-10 9-10		8-12 9-12	
Parameter	Description	Test Condition	s	Min.	Max.	Min.	Max.	Min.	Max.	Unit
l <sub>OS</sub>	Output Short Circuit Current[5]	V <sub>CC</sub> =Max., V <sub>OUT</sub> =	GND		-300		-300		-300	mA
	$V_{CC}$ Operating Supply $V_{CC} = Max.$	Com'l		225		210		190	mA	
	Current	$ \begin{aligned} &\text{lout=0mA,} \\ &\text{f=f}_{MAX} = 1/t_{RC} \end{aligned} $	Mil						270	
I <sub>SB1</sub>	Automatic CE Power- Down Current—TTL	Max, $V_{CC}$ , $\overline{CS} \ge V_{IH}$ , $V_{IN} \ge V_{IH}$ or	ComT		50		40		30	mA
	Inputs	$V_{IN} \leq V_{IL},$ $f = f_{MAX}$	Mil			}			50	
I <sub>SB2</sub>	Automatic CE Power- Down Current -	Max. $V_{CC}$ , $\overline{CS} \ge V_{CC} = 0.3V$ , $V_{IN} \ge 0.3V$	Com'l		20		20		20	mA
	CMOS Inputs	$V_{CC} = 0.3V \text{ or } V_{IN}$ $\leq 0.3V, f = 0^{[6]}$	Mil						20	


Shaded areas contain advanced information

### Capacitance[7]

Parameter Description Test Conditi			Conditions		Unit	
CIN: Addresses	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 5.0$ V	Com'l	4.5	pF	
		$V_{CC} = 5.0V$	Mil	6	1	
Cin: Other Inputs			Com'l	5	pF	
			Mil	8	7	
Cour	Output Capacitance	7	Com'l	8	pF	
	1	}	Mil	10	1	

Shaded areas contain advanced information

# **AC Test Loads and Waveforms**



- Notes:
  5. Not more than one output should be shortened at one time. Duration of the short circuit should not exceed 30 seconds.
  Inputs are disabled, clock signal allowed to run at speed.
- Tested initially and after any design or process changes that may affect these parameters.
- Resistor values for  $V_{CCQ}$  = 5V are: R1 = 481  $\Omega$  and R2 = 255  $\Omega$  Resistor values for  $V_{CCQ}$  = 3.3V are R1 = 1179  $\Omega$  and R2 = 868  $\Omega$

# Switching Characteristics Over the Operating Range [9]

			78-8 79-8	7C178-10 7C179-10		7C178-12 7C179-12		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>CYC</sub>	Clock Cycle Time	12.5		15		20		ns
t <sub>CH</sub>	Clock HIGH	5		6		8		ns
t <sub>CL</sub>	Clock LOW	5		6		8		ns
t <sub>AS</sub>	Address Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t <sub>AH</sub>	Address Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>CDV</sub>	Data Output Valid After CLK Rise		8.5		10		12	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	3		3		3		ns
t <sub>ADS</sub>	ADSP, ADSC Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t <sub>ADSH</sub>	ADSP, ADSC Hold After CLK Rise	0.5		0.5		0.5		ns
twes	WH, WL Set-Up Before CLK Rise	2.5		2.5		2.5		ns
tweH	WH, WL Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>ADVS</sub>	ADV Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t <sub>ADVH</sub>	ADV Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>DS</sub>	Data Input Set-Up Before CLK Rise	2.5		2.5		2.5		ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>CSS</sub>	Chip Select Set-Up	2.5		2.5		2.5		ns
t <sub>CSH</sub>	Chip Select Hold After CLK Rise	0.5		0.5		0.5		ns
t <sub>CSOZ</sub>	Chip Select Sampled to Output High Z <sup>[10]</sup>	2	6	2	6	2	7	ns
t <sub>EOZ</sub>	OE HIGH to Output High Z <sup>[10]</sup>	2	6	2	6	2	7	ns
t <sub>EOV</sub>	OE LOW to Output Valid		5		5		6	ns
tweoz	WH or WL Sampled LOW to Output High Z <sup>[10, 11]</sup>		5		6		7	ns
lweov	WH or WL Sampled HIGH to Output Valid[11]		8.5		10		12	ns

**PRELIMINARY** 

- 10.  $t_{CSOZ}$ ,  $t_{EOZ}$ , and  $t_{WEOZ}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm$  500 mV from steady state voltage.
- 11. At any given voltage and temperature,  $t_{\hbox{WEOZ}}$  min. is less than  $t_{\hbox{WEOV}}$


Notes:

9. Unless otherwise noted, test conditions assume signal transition time of 3 ns or less, timing reference levels of LSV, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>QL</sub>/I<sub>QH</sub> and load capacitance. Shown in Figure (a) and (b) of AC Test Loads.




# **Switching Waveforms**

### Single Read[12]




### Single Write Timing: Write Initiated by ADSP




- Notes:
  12. OE is LOW throughout this operation.
  13. If ADSP is asserted while CS is HIGH, ADSP will be ignored.



# Single Write Timing: Write Initiated by ADSC




### **Burst Read Sequence with Four Accesses**






### Output (Controlled by $\overline{OE}$ )




### Write Burst Timing: Write Initiated by ADSC







# Write Burst Timing: Write Initiated by $\overline{ADSP}$









### Truth Table

Input								
CS	ADSP	ADSC	ĀDV	WH or WL	CLK	Address	Operation	
Н	L	Н	Н	Н	L→H	Same address as previous cycle	ADSP ignored, read cycle	
Н	Ĺ	Н	I.	Н	L→H	Incremented burst address	ADSP ignored, read cycle in burst sequence	
Н	L	Н	Н	L	L→H	Same address as previous cycle	ADSP ignored, write cycle	
Н	L	Н	L	L	L→H	Incremented burst address	ADSP ignored, write cycle in burst sequence	
Н	X	L	X	X	L→H	N/A	Chip deselected	
L	L	Х	X	X	L→H	External	Read cycle, begin burst	
L	Н	L	X	Н	L-→H	External	Read cycle, begin burst	
L	Н	L	X	L	L→H	External	Write cycle, begin burst	
X	Н	Н	L	L	L-→H	Incremented burst address	Write cycle, in burst sequence	
X	Н	Н	L	Н	L→H	Incremented burst address	Read cycle, in burst sequence	
Х	Н	Н	Н	Ĺ	L-+H	Same address as previous cycle	Write cycle	
X	Н	Н	Н	Н	L→H	Same address as previous cycle	Read cycle	



# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C178-8JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C178-8NC	TBD	52-Lead Plastic Quad Flatpack	1
10	CY7C178-10JC J69 52-Lead Plastic Leaded Chip Carrier		Commercial	
	CY7C178-10NC	TBD	52-Lead Plastic Quad Flatpack	1
12	CY7C178-12JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C178-10NC	TBD	52-Lead Plastic Quad Flatpack	1
	CY7C178-12YMB	Y59	52-Pin Ceramic Leaded Chip Carrier	Military

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
8	CY7C179-8JC	J69	J69 52-Lead Plastic Leaded Chip Carrier	
	CY7C179-8NC	TBD	52-Lead Plastic Quad Flatpack	1
10	CY7C179-10JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C179-10NC	TBD	52-Lead Plastic Quad Flatpack	1
12	CY7C179-12JC	J69	52-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C179-12NC	TBD	52-Lead Plastic Quad Flatpack	1
	CY7C179-12YMB	Y59	52-Pin Ceramic Leaded Chip Carrier	Military

Shaded areas contain advanced information.

Document #: 38-00243