## 64K x 16 Bit High-Speed CMOS Static RAM

#### **FEATURES**

- · Fast Access Time 12, 15, 20ns(Max.)

Standby (TTL) : 25mA(Max.) (CMOS) : 8mA(Max.)

Operating KM6161002A - 12 : 190mA(Max.)

KM6161002A - 15 : 185mA(Max.) KM6161002A - 20 : 180mA(Max.)


- Single 5.0V ±10% Power Supply
- · TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Device
- · Fully Static Operation
  - No Clock or Refresh required
- · Three State Outputs
- · Center Power/Ground Pin Configuration
- Data Byte Control : LB:I/O1~I/O8, UB:I/O9~I/O16
- · Standard Pin Configuration

KM6161002AJ: 44-SOJ-400 KM6161002AT: 44-TSOP2-400F

#### ORDERING INFORMATION

KM6161002A -12/15/20	Commercial Temp.
KM6161002Al -12/15/20	Industrial Temp.

## **FUNCTIONAL BLOCK DIAGRAM**



#### **GENERAL DESCRIPTION**

The KM6161002A is a 1,048,576-bit high-speed Static Random Access Memory organized as 65,536 words by 16 bits. The KM6161002A uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM6161002A is packaged in a 400mil 44-pin plastic SOJ or TSOP2 forward.

## PIN CONFIGURATION (Top View)

#### **PIN FUNCTION**

Pin Name	Pin Function
A0 - A15	Address Inputs
WE	Write Enable
<u>CS</u>	Chip Select
ŌĒ	Output Enable
LB	Lower-byte Control(I/O1~I/O6)
UB	Upper-byte Control(I/O9~I/O16)
1/01 ~ 1/016	Data inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

## **ABSOLUTE MAXIMUM RATINGS\***

Paren	neter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss  Voltage on Vcc Supply Relative to Vss  Power Dissipation		Vin, Vout	-0.5 to 7.0	V
		Vcc	-0.5 to 7.0	٧
		Po	1.0	W
Storage Temperature		Tsrg	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	•c
	Industrial	TA	-40 to 85	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5,5	٧
Ground	Vss	0	0	0	V
Input High Voltage	<b>V</b> iH	2.2	-	Vcc + 0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

NOTE: The above parameters are also guaranteed at industrial temperature range.

\* Vi∟(Min) = -2.0V a.c(Pulse Width≤10ns) for 1≤20mA

## DC AND OPERATING CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lu	VIN = Vss to Vcc		-2	2	μA
Output Leakage Current	luo	CS=ViH or OE=ViH or WE=ViL Vout = Vss to Vcc	-2	2	μА	
Operating Current	Icc	Min. Cycle, 100% Duty	12ns	-	190	mA
		CS=VIL, VIN = VIH or VIL,	15ns	-	185	
		1001=UmA	20ns	-	180	
Standby Current	Isa	Min. Cycle, CS=Viн			25	mA
	Ise1	f=0MHz, CS ≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V !cL=8mA			8	mA.
Output Low Voltage Level	Vol			-	0.4	٧.
Output High Voltage Level	Vон	IOH=-4mA		2.4	+	V
	V0H1*	юн1=-0.1mA			3.95	٧

NOTE: The above parameters are also guaranteed at industrial temperature range.

## CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/o	Vi/o=0V	-	8	pF
Input Capacitance	Cin	Vin=0V	-	6	pF

<sup>\*</sup> NOTE: Capacitance is sampled and not 100% tested.



<sup>\*\*</sup> VH(Max) = Vcc + 2.0V a.c (Pulse Width≤10ns) for I≤20mA


<sup>\*</sup> Vcc=5.0V, Temp=25°C

# AC CHARACTERISTICS(Ta=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.) TEST CONDITIONS


Output Loads	See below
Input and Output timing Reference Levels	1,5V
Input Rise and Fall Times	3ns
Input Pulse Levels	0V to 3V
Parameter	Value

NOTE: The above test conditions are also applied at industrial temperature range.

Output Loads(A)



Output Loads(B) for thz, t.z, twhz, tow, tolz & tohz



\* Including Scope and Jig Capacitance

#### **READ CYCLE**

Pärameter		Symbol KM6161002A-12		KM6161002A-15		KM6161002A-20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	12	-	15	-	20	-	ns
Address Access Time	taa	-	12	•	15	-	20	ns
Chip Select to Output	tco	-	12	•	15	-	20	ns
Output Enable to Valid Output	toE	-	6	-	7		9	ns
UB, LB Access Time	tBA .	-	6	-	7	-	9	ns
Chip Enable to Low-Z Output	tız	3	•	3	-	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	0	1 -	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	6	0	7	0	9	ns
Output Disable to High-Z Output	tonz	0	6	0	7	0	9	ns
UB, LB Disable to High-Z Output	tsHz	0	6	0	7	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	† <b>-</b>	ns

NOTE: The above parameters are also guaranteed at industrial temperature range.


#### WRITE CYCLE

Parameter		KM6181002A-12		KM8161002A-15		KM6161002A-20		T
	Symbol	Min	Max	Min	Max	Min	Max	- Unit
Write Cycle Time	twc	12	-	15	-	20	-	ns
Chip Select to End of Write	tcw	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	. •	. 0	-	ns
Address Valid to End of Write	taw	8	-	10	-	12	•	ns
Write Pulse Width(OE High)	twp	8	-	10		12	-	ns
Write Pulse Width(OE Low)	twp1	12	-	15	•	20	-	ns
UB, LB Valid to End of Write	tew	8	-	10	-	12	-	ns
Write Recovery Time	twe	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	6	0	7	0	9	ns
Data to Write Time Overlap	tow	- 6	-	7	-	9	-	ns
Data Hold from Write Time	tон	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns


NOTE: The above parameters are also guaranteed at industrial temperature range.

## **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VH, UB, LB=VIL)



## TIMING WAVEFORM OF READ CYCLE(2) (WE=VH)




#### NOTES(READCYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. biz and toxiz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Vox or Vox
- 4. At any given temperature and voltage condition, trz(Max.) is less than tzz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
  6. Device is continuously selected with CS=Vs.


- 7. Address valid prior to coincident with CS transition low.
  8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)







## TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)



## TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)



#### TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
  2. A write occurs during the overlap of a low CS.WE.LB and UB. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. tWP is measured from the beginning of write to the end of write.
- 3, tow is measured from the later of CS going low to end of write.
- 4. AS is measured from the address valid to the beginning of write.
- 5. tWR is measured from the end of write to the address change. two applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

  8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.

- 9. Dout is the read data of the new address.
  10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

#### **FUNCTIONAL DESCRIPTION**

	WE	ŌĒ	LB	UB	Mode	VO Pin		Supply Current
CS .	ME	UE	LB	UB	Mode	1/01~1/0ti	1/09-1/014	Supply Current
Н	х	Х*	х	х	Not Select	High-Z	High-Z	Isa, Isaı
L	н	н	х	х	Output Disable	High-Z	High-Z	lcc
L	х	Х	н	Н				
L	н	L	L	н	Read	<b>D</b> оит	High-Z	lcc
			Н	L		High-Z	Dout	
			L	L		Dout	Dout	
L	L	х	L	н	Write	Din	High-Z	lcc
			Н	L		High-Z	DIN	
			L	L	]	Din	Din	

<sup>\*</sup> NOTE: X means Don't Care.

