

L6390


High-voltage high and low side driver

Features

- High voltage rail up to 600 V
- dV/dt immunity ± 50 V/nsec in full temperature range
- Driver current capability:
 - 290 mA source,
 - 430 mA sink
- Switching times 75/35 nsec rise/fall with 1 nF load
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Integrated bootstrap diode
- Operational amplifier for advanced current sensing
- Comparator for fault protections
- Smart shut down function
- Adjustable dead-time
- Interlocking function
- Compact and simplified layout
- Bill of material reduction
- Effective fault protection
- Flexible, easy and fast design

Applications

- Motor driver for home appliances, factory automation, industrial drives.
- HID ballasts, power supply units.



Description

The L6390 is a high-voltage device manufactured with the BCD "OFF-LINE" technology. It is a single chip half-bridge gate driver for N-channel power MOSFET or IGBT.

The high side (floating) section is designed to stand a voltage rail up to 600 V. The logic inputs are CMOS/TTL compatible down to 3.3 V for easy interfacing microcontroller/DSP.

The IC embeds an operational amplifier suitable for advanced current sensing in applications such as field oriented motor control.

An integrated comparator is available for protections against over-current, over-temperature, etc.

Order codes	Package	Packaging
L6390	DIP-16	Tube
L6390D	SO-16	Tube
L6390D013TR	SO-16 Tape an	

Table 1. Device summary

Contents

1	Block diagram				
2	Pin connection				
3	Truth table				
4	Electrical data				
	4.1 Absolute maximum ratings 6				
	4.2 Thermal data				
	4.3 Recommended operating conditions 7				
5	Electrical characteristics				
	5.1 AC operation				
	5.2 DC operation 10				
6	Waveforms definitions				
7	Smart shut down function14				
8	Typical application diagram 16				
9	Bootstrap driver				
	9.1 CBOOT selection and charging 17				
10	Package mechanical data 19				
11	Revision history				



1 Block diagram




Figure 1. Block diagram

2 Pin connection

Figure 2. Pin connection (top view)




Table 2.Pin description

Pin n #	Pin name	Туре	Function
1	LIN	Ι	Low side driver logic input (active low)
2	SD/OD ⁽¹⁾	I/O	Shut down logic input (active low)/open drain (comparator output)
3	HIN	I	High side driver logic input (active high)
4	VCC	Р	Lower section supply voltage
5	DT	Ι	Dead time setting
6	OP-	Ι	Opamp inverting input
7	OPOUT	0	Opamp output
8	GND	Р	Ground
9	OP+	Ι	Opamp non inverting input
10	CP+	Ι	Comparator input
11	LVG ⁽¹⁾	0	Low side driver output
12, 13	NC		Not connected
14	OUT	Р	High side (Floating) common voltage
15	HVG ⁽¹⁾	0	High side driver output
16	BOOT	Р	Bootstrap supply voltage

 The circuit provides less than 1 V on the LVG and HVG pins (@ Isink = 10 mA), with V_{CC} > 3 V. This allows omitting the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low; the gate driver assures low impedance also in SD condition.

3 Truth table

Table	3.	Truth	table

	Input		Out	put
SD LIN HIN			LVG	HVG
L	Х	Х	L	L
Н	Н	L	L	L
Н	L	Н	L	L
Н	L	L	Н	L
Н	Н	Н	L	Н

Note:

X: don't care



4 Electrical data

4.1 Absolute maximum ratings

Symbol	Parameter	Va	Value			
Symbol	Parameter	Min	Max	– Unit		
V _{cc}	Supply voltage	- 0.3	21	V		
V _{out}	Output voltage	V _{boot} - 21	V _{boot} + 0.3	V		
V _{boot}	Bootstrap voltage	- 0.3	620	V		
V _{hvg}	High side gate output voltage	V _{out} - 0.3	V _{boot} + 0.3	V		
V _{lvg}	Low side gate output voltage	- 0.3	V _{cc} + 0.3	V		
V _{op+}	OPAMP non-inverting input	- 0.3	V _{cc} + 0.3	V		
V _{op-}	OPAMP inverting input	- 0.3	V _{cc} + 0.3	V		
V _{cp+}	Comparator input voltage	- 0.3	V _{cc} + 0.3	V		
Vi	Logic input voltage	- 0.3	15	V		
V _{od}	Open drain voltage	- 0.3	15	V		
dV _{out} /dt	Allowed output slew rate		50	V/ns		
P _{tot}	Total power dissipation ($T_A = 25 \ ^{\circ}C$)		800	mW		
Т _Ј	Junction temperature		150	°C		
T _{stg}	Storage temperature	-50	150	°C		

Table 4. Absolute maximum rating

Note: ESD immunity for pins 14, 15 and 16 is guaranteed up to 1 kV (human body model)

4.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	SO-16	DIP-16	Unit
R _{th(JA)}	Thermal resistance junction to ambient	155	100	°C/W

4.3 **Recommended operating conditions**

Symbol	Pin	Parameter	Test condition	Min	Max	Unit
V _{cc}	4	Supply voltage		12.5	20	V
V _{BO} ⁽¹⁾	16-14	Floating supply voltage		12.4	20	V
V _{out}	14	DC output voltage		- 9 ⁽²⁾	580	V
f _{sw}		Switching frequency	HVG, LVG load $C_L = 1 \text{ nF}$		800	kHz
TJ		Junction temperature		-40	125	°C

1. $V_{BO} = V_{boot} - V_{out}$

2. LVG off. Vcc = 12.5 V Logic is operational if V_{boot} > 5 V Refer to AN2738 for more details

5 Electrical characteristics

5.1 AC operation

Symbol	Pin	Parameter	Test condition	Min	Тур	Max	Unit
t _{on}	1 vs 11	High/low side driver turn-on propagation delay	$V_{out} = 0 V$		125	200	ns
t _{off}	3 vs 15	High/low side driver turn-off propagation delay	$V_{boot} = V_{cc}$ $C_L = 1 \text{ nF}$ $V_i = 0 \text{ to } 3.3 \text{ V}$		125	200	ns
t _{sd}	2 vs 11, 15	Shut down to high/low side driver propagation delay	See Figure 3.		125	200	ns
t _{isd}		Comparator triggering to high/low side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CP+.		200	250	ns
MT		Delay matching, HS and LS turn-on/off				30	ns
		5 Dead time setting range ⁽¹⁾	$R_{DT} = 0, C_{L} = 1 nF,$ $C_{DT} = 100 nF$	0.1	0.18	0.25	μs
DT			$ \begin{array}{l} R_{DT} = 37 \; k\Omega, \; C_L = 1 \; nF, \\ C_{DT} = 100 \; nF \end{array} $	0.48	0.6	0.72	μs
Ы	5		$R_{DT} = 136 \text{ k}\Omega, C_{L} = 1 \text{ nF},$ $C_{DT} = 100 \text{ nF}$	1.35	1.6	1.85	μs
			$R_{DT} = 260 \text{ k}\Omega, C_L = 1 \text{ nF},$ $C_{DT} = 100 \text{ nF}$	2.6	3.0	3.4	μs
			$R_{DT} = 0, C_{L} = 1 \text{ nF},$ $C_{DT} = 100 \text{ nF}$			80	ns
MDT		Matching dead time ⁽²⁾				120	ns
MUT	Matching dead time (-)	$R_{DT} = 136 \text{ k}\Omega, C_{L} = 1 \text{ nF},$ $C_{DT} = 100 \text{ nF}$			250	ns	
			$R_{DT} = 260 \text{ k}\Omega, C_L = 1 \text{ nF},$ $C_{DT} = 100 \text{ nF}$			400	ns
t _r	11, 15	Rise time	C _L = 1 nF		75	120	ns
t _f	11, 15	Fall time	C _L = 1 nF		35	70	ns

Table 7.	AC operation electrical characteristics (V_{CC} = 15 V; T_J = +25 °C)
----------	--

1. See Figure 4 on page 9

2. MDT = | DT_{LH} - DT_{HL} | see *Figure 5 on page 13*







Figure 4. Typical dead time vs. DT resistor value



57

9/22

5.2 DC operation

Symbol	Pin	Parameter	Test condition	Min	Тур	Max	Unit
Low supply	v voltag	e section					
V _{cc_hys}		V _{cc} UV hysteresis		1200	1500	1800	mV
$V_{cc_{thON}}$		V _{cc} UV turn ON threshold		11.5	12	12.5	V
V_{cc_thOFF}		V _{cc} UV turn OFF threshold		10	10.5	11	V
I _{qccu}	4	Undervoltage quiescent supply current	$V_{cc} = 10 V$ $\overline{SD} = 5 V; \overline{LIN} = 5 V;$ $HIN = GND;$ $R_{DT} = 0 \Omega;$ $CP+=OP+=GND; OP-=5 V$		120	150	μA
I _{qcc}		Quiescent current	$\begin{split} & V_{cc} = 15 \text{ V} \\ & \overline{\text{SD}} = 5 \text{ V}; \overline{\text{LIN}} = 5 \text{ V}; \\ & \text{HIN} = \text{GND}; \\ & \text{R}_{\text{DT}} = 0 \Omega; \\ & \text{CP+=OP+=GND; OP-=5 V} \end{split}$		720	1000	μΑ
V _{ref}		Internal reference voltage		500	540	580	mV
Bootstrapp	ed sup	ply voltage section ⁽¹⁾					
V _{BO_hys}		V _{BO} UV hysteresis		1200	1500	1800	mV
$V_{BO_{thON}}$		V _{BO} UV turn ON threshold		10.6	11.5	12.4	V
$V_{BO_{thOFF}}$		V _{BO} UV turn OFF threshold		9.1	10	10.9	V
I _{QBOU}	16	Undervoltage V _{BO} quiescent current	$V_{BO} = 9 V$ $\overline{SD} = 5 V; \overline{LIN} \text{ and}$ $HIN = 5 V;$ $R_{DT} = 0 \Omega;$ $CP+=OP+=GND; OP-=5 V$		70	110	μΑ
I _{QBO}		V _{BO} quiescent current	$\begin{split} & V_{BO} = 15 \text{ V} \\ \hline & \overline{SD} = 5 \text{ V}; \ \overline{LIN} \text{ and} \\ & \text{HIN} = 5 \text{ V}; \\ & R_{DT} = 0 \ \Omega; \\ & \text{CP+=OP+=GND; OP-=5 V} \end{split}$		150	210	μΑ
I _{LK}		High voltage leakage current	$V_{hvg} = V_{out} = V_{boot} = 600 V$			10	μA
R _{DS(on)}		Bootstrap driver on resistance ⁽²⁾	LVG ON		120		Ω
Driving buf	fers se	ction	·	-		•	
I _{so}	11,	High/low side source short circuit current	$V_{IN} = V_{ih} (t_p < 10 \ \mu s)$	200	290		mA
I _{si}	15	High/low side sink short circuit current	$V_{IN} = V_{il} (t_p < 10 \ \mu s)$	250	430		mA

Table 8.DC operation electrical characteristics ($V_{CC} = 15 \text{ V}$; $T_J = +25 \text{ °C}$)



Table 8.		DC operation electrical characteristics ($V_{CC} = 15$ V; $I_J = +25$ C) (continued)						
Symbol	Pin	Parameter	Test condition	Min	Тур	Мах	Unit	
Logic input	Logic inputs							
V _{il}	1, 2, 3	Low logic level voltage				0.8	V	
V _{ih}	1, 2, 3	High logic level voltage		2.25			V	
V _{il_S}	1, 3	Single input voltage	LIN and HIN connected together and floating			0.8	V	
I _{HINh}	3	HIN logic "1" input bias current	HIN = 15 V	110	175	260	μA	
I _{HINI}	3	HIN logic "0" input bias current	HIN = 0 V			1	μA	
I _{LINI}	- 1	LIN logic "0" input bias current	LIN = 0 V	3	6	20	μA	
I _{LINh}		LIN logic "1" input bias current	<u>LIN</u> = 15 V			1	μA	
I _{SDh}	2	SD logic "1" input bias current	<u>SD</u> = 15 V	10	40	100	μA	
I _{SDI}		SD logic "0" input bias current	<u>SD</u> = 0 V			1	μA	

Table 8. DC operation electrical characteristics ($V_{CC} = 15 \text{ V}$; $T_J = +25 \text{ °C}$) (continued)

1. $V_{BO} = V_{boot} - V_{out}$

2. R_{DSON} is tested in the following way: R_{DSON} = [(V_{CC} - V_{CBOOT1}) - (V_{CC} - V_{CBOOT2})] / [I₁(V_{CC}, V_{CBOOT1}) - I₂(V_{CC}, V_{CBOOT2})] where I₁ is pin 16 current when V_{CBOOT} = V_{CBOOT1}, I₂ when V_{CBOOT} = V_{CBOOT2}.

57

Symbol	Pin	Parameter	Test condition	Min	Тур	Max	Unit
V _{io}		Input offset voltage	$V_{ic} = 0 V, V_o = 7.5 V$			6	mV
I _{io}		Input offset current	V _{ic} = 0 V, V _o = 7.5 V		4	40	nA
I _{ib}	6, 9	Input bias current ⁽¹⁾			100	200	nA
V _{icm}	-	Input common mode voltage range		0			V
V _{OL}		Low level output voltage	$R_L = 10 \text{ k}\Omega \text{ to } V_{CC}$		75	150	mV
V _{OH}		High level output voltage	$R_L = 10 \text{ k}\Omega \text{ to GND}$	14	14.7		V
I	I _o 7	Output short circuit current	Source, $V_{id} = +1; V_o = 0 V$	16	30		mA
I _O			Sink, $V_{id} = -1; V_o = V_{CC}$	50	80		mA
SR	Slew rate		$V_i = 1 \div 4 V; C_L = 100 pF;$ unity gain	2.5	3.8		V/µs
GBWP		Gain bandwidth product	V _o = 7.5 V	8	12		MHz
A _{vd}		Large signal voltage gain	$R_L = 2 k\Omega$	70	85		dB
SVR		Supply voltage rejection ratio	vs. V _{CC}	60	75		dB
CMRR	Common mode rejection ratio			55	70		dB

Table 9.OPAMP characteristics ($V_{CC} = 15 V$, $T_J = +25 °C$)

1. The direction of input current is out of the IC.

Table 10.	Sense comparator characteristics (V_{CC} = 15 V, T_{J} = +25 °C)
-----------	---

Symbol	Pin	Parameter	Test conditions	Min	Тур	Max	Unit
l _{ib}	10	Input bias current	V _{CP+} = 1 V			1	μA
V _{ol}	2	Open drain low level output voltage	I _{od} = - 3 mA			0.5	V
t _{d_comp}		Comparator delay	\overline{SD} /OD pulled to 5 V through 100 k Ω resistor		90	130	ns
SR	2	Slew rate	$C_L = 180 \text{ pF}; \text{ R}_{pu} = 5 \text{ k}\Omega$		60		V/µsec



6 Waveforms definitions




Figure 5. Dead time and interlocking waveforms definitions



57

7 Smart shut down function

L6390 integrates a comparator committed to the fault sensing function. The comparator has an internal voltage reference V_{ref} connected to the inverting input, while the non-inverting input is available on pin 10. The comparator input can be connected to an external shunt resistor in order to implement a simple over-current detection function. The output signal of the comparator is fed to an integrated MOSFET with the open drain output available on pin 2, shared with the \overline{SD} input. When the comparator triggers, the device is set in shut down state and both its outputs are set to low level leaving the half-bridge in tri-state.





Figure 6. Smart shut down timing waveforms

In common over-current protection architectures the comparator output is usually connected to the SD input and an RC network is connected to this SD/OD line in order to provide a mono-stable circuit, which implements a protection time that follows the fault condition. Differently from the common fault detection systems, L6390 Smart shut down architecture allows to immediately turn-off the outputs gate driver in case of fault, by minimizing the propagation delay between the fault detection event and the actual outputs switch-off. In fact the time delay between the fault and the outputs turn off is no more dependent on the RC value of the external network connected to the pin. In the smart shut down circuitry, the fault signal has a preferential path which directly switch off the outputs after the comparator triggering. At the same time the internal logic turns on the open drain output and holds it on until the SD voltage goes below the SD logic input lower threshold. The Smart shut down system provides the possibility to increase the time constant of the external RC network (that is the disable time after the fault event) up to very large values without increasing the delay time of the protection.

Any external signal provided to the \overline{SD} pin is not latched and can be used as control signal in order to perform, for instance, PWM chopping through this pin. In fact when a PWM signal is applied to the \overline{SD} input and the logic inputs of the gate driver are stable, the outputs switch from the low level to the state defined by the logic inputs and vice versa.



8 Typical application diagram









9 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is normally accomplished by a high voltage fast recovery diode (*Figure 8*.a). In the L6390 a patented integrated structure replaces the external diode. It is realized by a high voltage DMOS, driven synchronously with the low side driver (LVG), with diode in series, as shown in *Figure 8*.b.

An internal charge pump (Figure 8.b) provides the DMOS driving voltage.

9.1 C_{BOOT} selection and charging

To choose the proper C_{BOOT} value the external MOS can be seen as an equivalent capacitor. This capacitor C_{EXT} is related to the MOS total gate charge:

Equation 1

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}}$$

The ratio between the capacitors C_{EXT} and C_{BOOT} is proportional to the cyclical voltage loss. It has to be:

Equation 2

e.g.: if Q_{gate} is 30 nC and V_{gate} is 10 V, C_{EXT} is 3 nF. With C_{BOOT} = 100 nF the drop would be 300 mV.

If HVG has to be supplied for a long time, the C_{BOOT} selection has to take into account also the leakage and quiescent losses.

e.g.: HVG steady state consumption is lower than 200 μ A, so if HVG T_{ON} is 5 ms, C_{BOOT} has to supply 1 μ C to C_{EXT}. This charge on a 1 μ F capacitor means a voltage drop of 1V.

The internal bootstrap driver gives a great advantage: the external fast recovery diode can be avoided (it usually has great leakage current).

This structure can work only if V_{OUT} is close to GND (or lower) and in the meanwhile the LVG is on. The charging time (T_{charge}) of the C_{BOOT} is the time in which both conditions are fulfilled and it has to be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS R_{DSon} (typical value: 120 Ω). At low frequency this drop can be neglected. Anyway increasing the frequency it must be taken in to account.

The following equation is useful to compute the drop on the bootstrap DMOS:

Equation 3



$$V_{drop} = I_{charge}R_{dson} \rightarrow V_{drop} = \frac{Q_{gate}}{T_{charge}}R_{dson}$$

where Q_{gate} is the gate charge of the external power MOS, R_{dson} is the on resistance of the bootstrap DMOS and T_{charge} is the charging time of the bootstrap capacitor.


For example: using a power MOS with a total gate charge of 30nC the drop on the bootstrap DMOS is about 1 V, if the T_{charge} is 5 $\mu s.$ In fact:

Equation 4

$$V_{drop} = \frac{30nC}{5\mu s} \cdot 120\Omega \sim 0.7V$$


 V_{drop} has to be taken into account when the voltage drop on C_{BOOT} is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.






10 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.










Figure 10. SO-16 narrow mechanical data and package dimensions



11 Revision history

Date	Revision	Changes			
29-Feb-2008	1	First release			
09-Jul-2008	2	Updated: Cover page, <i>Table 2 on page 4</i> , <i>Table 3 on page 5</i> , Section 4 on page 6, Section 5 on page 8, Section 9.1 on page 17			
17-Sep-2008	3	Updated test condition values on Table 8 and Table 9			
17-Feb-2009	4	Updated <i>Table 7 on page 8</i> , <i>Table 8 on page 10</i> , <i>Table 9 on page 11</i> Added <i>Table 4 on page 9</i>			

 Table 11.
 Document revision history



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

