MVS Series

9x14 mm, 5.0 Volt, HCMOS/TTL, VCXO










- General purpose VCXO for Phase Lock Loops (PLL), Clock Recovery, Reference Signal Tracking and Synthesizers
- Frequencies up to 160 MHz and tri-state option



Pin Connections

0.118 (3.00)

FUNCTION	4 Pin Pkg.	6 Pin Pkg.		
Control Voltage	1	1		
Tristate		2		
Circuit/Case Ground	2	3		
Output	3	4		
N/C		5		
+Vdd	4	6		

	MVS 1	3 V	2	Ç	J		00.00 MH
Product Series —							
Temperature Range							
1: 0°C to +70°C							
6: -20°C to +70°C	240 0 10 100 0						
Stability —]					
1: ±1000 ppm	2: +500 nnm						
3: ±1000 ppm							
5 : ±35 ppm							
*8: ±20 ppm	o. ±25 ppiii						
Output Type ———							
V: Voltage Controlled	T: Tristate						
Pull Range (Vc = .5 t							
1: ±50 ppm min.	,						
2: ±100 ppm min. (U	p to 70.000 MHz)						
Symmetry/Logic Cor	npatibility ———						
A: 40/60 CMOS/TTL							
Package/Lead Confi	gurations ———						
J : J Lead							
RoHS Compliance –						_	
Blank: non-RoHSc	ompliant part						

*Contact factory for availability.

	PARAMETER	Symbol	Min.	Тур.	Max.	Units	Condition/Notes
	Frequency Range	F	1.544		160	MHz	See Note 1
	Operating Temperature	TA	(See Ordering Information)				
	Storage Temperature	Ts	-55		+125	°C	
	Frequency Stability	∆F/F	(See Order	(See Ordering Information)			
	Aging						
	1st Year		-3/-5		+3/+5	ppm	< 52 MHz / ≥ 52 MHz
	Thereafter (per year)		-1/-2		+1/+2	ppm	< 52 MHz / ≥ 52 MHz
	Pullability/APR		(See Order	(See Ordering Information)			Over control voltage
	Control Voltage	Vc	0.5	2.5	4.5	V	
	Linearity				10	%	Positive Monotonic Slope
S.	Modulation Bandwidth	fm	10			kHz	
ţį	Input Impedance	Zin	50k			Ohms	
<u>ig</u>	Input Voltage	Vdd	4.75	5.0	5.25	V	
ecit	Input Current	ldd		25	35	mA	1.544 to 24.999 MHz
g				35	60	mA	25 to 69.999 MHz
Electrical Specifications				55	90	mA	70 to 160 MHz
	Output Type						HCMOS/TTL
జ	Load						See Note 2
-	1.544 to 45 Mhz		10 TTL or 50 pF				
	45.001 to 160 MHz		5 TTL or 30 pF				
	Symmetry (Duty Cycle)		(See Ordering Information)				See Note 3
	Logic "1" Level	Voh	90% Vdd			V	HCMOS load
			Vdd -0.5			V	TTL Load
	Logic "0" Level	Vol			10% Vdd	V	HCMOS load
					0.5	V	TTL load
	Rise/Fall Time	Tr/Tf		3	10	ns	See Note 4
	Tristate Function		Input Logic "1" or floating: output active Input Logic "0": output disables to high-Z				
	Start up Time			4		ms	
	Phase Jitter @ 155.52 MHz	φJ		10	15	ps RMS	Integrated 12 kHz - 20 MHz
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier
	@ 155.52 MHz	-62	-93	-113	-115	-114	dBc/Hz

- 1. Frequencies above 90 MHz utilize a PLL design. Fundamental and PLL designs are available at other frequencies. Contact factory.
- nequentities. Contact racioty.

 TIL load see load circuit diagram #1. HCMOS load see load circuit diagram #2.

 Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.

 Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with HCMOS load.

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.





