MOS INTEGRATED CIRCUIT μ PD45128441, 45128841, 45128163

128M-bit Synchronous DRAM 4-bank, LVTTL

Description

EL

The μ PD45128441, 45128841, 45128163 are high-speed 134,217,728-bit synchronous dynamic random-access memories, organized as 8,388,608 × 4 × 4, 4,194,304 × 8 × 4, 2,097,152 × 16 × 4 (word × bit × bank), respectively.

The synchronous DRAMs achieved high-speed data transfer using the pipeline architecture.

All inputs and outputs are synchronized with the positive edge of the clock.

The synchronous DRAMs are compatible with Low Voltage TTL (LVTTL).

These products are packaged in 54-pin TSOP (II).

Features


- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Quad internal banks controlled by A12 and A13 (Bank Select)
- Byte control (×16) by LDQM and UDQM
- Programmable Wrap sequence (Sequential / Interleave)
- Programmable burst length (1, 2, 4, 8 and full page)
- Programmable /CAS latency (2 and 3)
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh
- ×4, ×8, ×16 organization
- \bullet Single 3.3 V \pm 0.3 V power supply
- LVTTL compatible inputs and outputs
- 4,096 refresh cycles / 64 ms
- Burst termination by Burst stop command and Precharge command

The information in this document is subject to change without notice.

Ordering Information

Part number	Organization (word \times bit \times bank)	Clock frequency MHz (MAX.)	Package
μPD45128441G5-A80-9JF	$8M \times 4 \times 4$	125	54-pin Plastic TSOP (II)
μPD45128441G5-A10-9JF		100	(400 mil)
μPD45128441G5-A10B-9JF		100	
μPD45128841G5-A80-9JF	$4M \times 8 \times 4$	125	
μPD45128841G5-A10-9JF		100	
μPD45128841G5-A10B-9JF		100	
μPD45128163G5-A80-9JF	$2M\times 16\times 4$	125	
μPD45128163G5-A10-9JF		100	
μPD45128163G5-A10B-9JF		100	
μPD45128441G5-A80L-9JF	$8M \times 4 \times 4$	125	
μPD45128441G5-A10L-9JF		100	
μPD45128441G5-A10BL-9JF		100	
μPD45128841G5-A80L-9JF	$4M \times 8 \times 4$	125	
μPD45128841G5-A10L-9JF		100	
μPD45128841G5-A10BL-9JF		100	
μPD45128163G5-A80L-9JF	$2M\times 16\times 4$	125	
μPD45128163G5-A10L-9JF		100	
μPD45128163G5-A10BL-9JF		100	


Part Number




NEC

Pin Configurations

/xxx indicates active low signal.






A0 to A13 ^{Not}	e: Address inputs			
DQ0 to DQ3	: Data inputs / outputs			
CLK	: Clock input			
CKE	: Clock enable			
/CS	: Chip select			
/RAS	: Row address strobe			
/CAS	: Column address strobe			
/WE	: Write enable			
DQM	: DQ mask enable			
Vcc	: Supply voltage			
Vss	: Ground			
VccQ	: Supply voltage for DQ	Note	A0 to A11	: Row address inputs
VssQ	: Ground for DQ		A0 to A9, A1	1 : Column address inputs
NC	: No connection		A12, A13	: Bank select

		\bigcirc	7
Vcc O	1	- 54	O Vss
DQ0 O	2	53	
VccQ O	3	52	
NC O	4	51	
DQ1 O ∢ →	5	50	 ⊖ DQ6
VssQ O	6	49	
NC O	7	48	
DQ2 ○←→	8	47	 → DQ5
VccQ O	9	46	O VssQ
NC O	10	45	
DQ3 O≁→	11	44	
VssQ O	12	43	
NC O	13	42	O NC
Vcc O	14	41	O Vss
NC O	15	40	NC
/WE O──►	16	39	<o dqm<="" td=""></o>
/CAS ○──►	17	38	OCLK
/RAS O►	18	37	<o cke<="" td=""></o>
/CS ○>	19	36	
A13 O►	20	35	<⊖A11
A12 ⊖	21	34	OA9
A10 ○>	22	33	⊸ A8
A0 ⊖	23	32	 ⊖A7
A1 ⊖	24	31	⊸ ⊖A6
A2 ○>	25	30	→ OA5
A3 ⊖	26	29	
Vcc O	27	28	OVss
			J

[μPD45128841]	
54-pin Plastic TSOP (II) (400 mil)	
4M words × 8 bits × 4 banks	


A0 to A13 ^{Not}	^e : Address inputs		
DQ0 to DQ7	: Data inputs / outputs		
CLK	: Clock input		
CKE	: Clock enable		
/CS	: Chip select		
/RAS	: Row address strobe		
/CAS	: Column address strobe		
/WE	: Write enable		
DQM	: DQ mask enable		
Vcc	: Supply voltage		
Vss	: Ground		
VccQ	: Supply voltage for DQ	Note	A0 to A11 : Row address inputs
VssQ	: Ground for DQ		A0 to A9 : Column address inputs
NC	: No connection		A12, A13 : Bank select



[μPD45128163]		
54-pin Plastic TSOP (II) (400 mil)		
2M words \times 16 bits \times 4 banks		

A0 to A13 Not	^e : Address inputs				
DQ0 to DQ1	DQ0 to DQ15 : Data inputs / outputs				
CLK	: Clock input				
CKE	: Clock enable				
/CS	: Chip select				
/RAS	: Row address strobe				
/CAS	: Column address strobe				
/WE	: Write enable				
LDQM	: Lower DQ mask enable				
UDQM	: Upper DQ mask enable				
Vcc	: Supply voltage				
Vss	: Ground				
VccQ	: Supply voltage for DQ	Note	A0 to A11 : Row address inputs		
VssQ	: Ground for DQ		A0 to A8 : Column address inputs		
NC	: No connection		A12, A13 : Bank select		

Block Diagram



CONTENTS

1.	Input / Output Pin Function	10
2.	Commands	11
3.	Simplified State Diagram	14
4.	Truth Table	15
	4.1 Command Truth Table	15
	4.2 DQM Truth Table	15
	4.3 CKE Truth Table	15
	4.4 Operative Command Table	16
	4.5 Command Truth Table for CKE	19
5.	Initialization	20
6.	Programming the Mode Register	21
7.	Mode Register	22
	7.1 Burst Length and Sequence	23
8.	Address Bits of Bank-Select and Precharge	24
9.	Precharge	25
10.	Auto Precharge	26
	10.1 Read with Auto Precharge	26
	10.2 Write with Auto Precharge	27
11.	Read / Write Command Interval	28
	11.1 Read to Read Command Interval	28
	11.2 Write to Write Command Interval	28
	11.3 Write to Read Command Interval	29
	11.4 Read to Write Command Interval	30
12.	Burst Termination	31
	12.1 Burst Stop Command	31
	12.2 Precharge Termination	32
	12.2 Precharge Termination 12.2.1 Precharge Termination in READ Cycle 12.2.2 Precharge Termination in WRITE Cycle	32

NEC

13.	Elect	rical Specifications	34
	13.1	AC Parameters for Read Timing	39
	13.2	AC Parameters for Write Timing	41
	13.3	Relationship between Frequency and Latency	42
	13.4	Mode Register Write	43
	13.5	Power on Sequence and Auto Refresh	44
	13.6	/CS Function	45
	13.7	Clock Suspension during Burst Read (using CKE Function)	46
	13.8	Clock Suspension during Burst Write (using CKE Function)	48
	13.9	Power Down Mode and Clock Mask	50
	13.10	CBR Refresh	51
	13.11	Self Refresh (Entry and Exit)	52
	13.12	Random Column Read (Page with Same Bank)	53
	13.13	Random Column Write (Page with Same Bank)	55
	13.14	Random Row Read (Ping-Pong Banks)	57
	13.15	Random Row Write (Ping-Pong Banks)	59
	42.46	Read and Write	61
	13.10		01
		Interleaved Column Read Cycle	
	13.17		63
	13.17 13.18	Interleaved Column Read Cycle	63 65
	13.17 13.18 13.19	Interleaved Column Read Cycle Interleaved Column Write Cycle	63 65 67
	13.17 13.18 13.19 13.20	Interleaved Column Read Cycle Interleaved Column Write Cycle Auto Precharge after Read Burst	63 65 67 69
	13.17 13.18 13.19 13.20 13.21	Interleaved Column Read Cycle Interleaved Column Write Cycle Auto Precharge after Read Burst Auto Precharge after Write Burst	63 65 67 69 71
	13.17 13.18 13.19 13.20 13.21 13.22	Interleaved Column Read Cycle Interleaved Column Write Cycle Auto Precharge after Read Burst Auto Precharge after Write Burst Full Page Read Cycle	63 65 67 69 71 73
	13.17 13.18 13.19 13.20 13.21 13.22 13.23	Interleaved Column Read Cycle Interleaved Column Write Cycle Auto Precharge after Read Burst Auto Precharge after Write Burst Full Page Read Cycle Full Page Write Cycle	63 65 67 69 71 73 75
	13.17 13.18 13.19 13.20 13.21 13.22 13.23 13.24	Interleaved Column Read Cycle Interleaved Column Write Cycle Auto Precharge after Read Burst Auto Precharge after Write Burst Full Page Read Cycle Full Page Write Cycle Byte Write Operation	63 65 67 71 73 75 76
	13.17 13.18 13.19 13.20 13.21 13.22 13.23 13.24 13.25	Interleaved Column Read Cycle Interleaved Column Write Cycle Auto Precharge after Read Burst Auto Precharge after Write Burst Full Page Read Cycle Full Page Write Cycle Byte Write Operation Burst Read and Single Write (Option)	63 65 67 69 71 73 75 76 77
	13.17 13.18 13.19 13.20 13.21 13.22 13.23 13.24 13.25 13.26	Interleaved Column Read Cycle Interleaved Column Write Cycle Auto Precharge after Read Burst Auto Precharge after Write Burst Full Page Read Cycle Full Page Write Cycle Byte Write Operation Burst Read and Single Write (Option) Full Page Random Column Read	63 65 67 71 73 75 76 77 78
14.	13.17 13.18 13.19 13.20 13.21 13.22 13.23 13.24 13.25 13.26 13.27	Interleaved Column Read Cycle Interleaved Column Write Cycle Auto Precharge after Read Burst Auto Precharge after Write Burst Full Page Read Cycle Full Page Write Cycle Byte Write Operation Burst Read and Single Write (Option) Full Page Random Column Read Full Page Random Column Write	63 65 67 71 73 75 76 77 78 79

1. Input / Output Pin Function

Pin name	Input / Output	Function
CLK	Input	CLK is the master clock input. Other inputs signals are referenced to the CLK rising edge.
CKE	Input	CKE determine validity of the next CLK (clock). If CKE is high, the next CLK rising edge is valid; otherwise it is invalid. If the CLK rising edge is invalid, the internal clock is not issued and the μ PD45128xxx suspends operation. When the μ PD45128xxx is not in burst mode and CKE is negated, the device enters power down mode. During power down mode, CKE must remain low.
/CS	Input	/CS low starts the command input cycle. When /CS is high, commands are ignored but operations continue.
/RAS, /CAS, /WE	Input	/RAS, /CAS and /WE have the same symbols on conventional DRAM but different functions. For details, refer to the command table.
A0 - A13	Input	Row Address is determined by A0 - A13 at the CLK (clock) rising edge in the active command cycle. It does not depend on the bit organization. Column Address is determined by A0 - A9, A11 at the CLK rising edge in the read or write command cycle. It depends on the bit organization : A0 - A9, A11 for ×4 device, A0 - A9 for ×8 device, A0 - A8 for ×16 device. A12 and A13 are the bank select signal (BS). In command cycle, A12 and A13 low select bank A, A12 low and A13 high select bank B, A12 high and A13 low select bank C and then A12 and A13 high select bank D. A10 defines the precharge mode. When A10 is high in the precharge command cycle, all banks are precharged; when A10 is low, only the bank selected by A12 and A13 is precharged. When A10 is high in read or write command cycle, the precharge starts automatically after the burst access.
DQM, UDQM, LDQM	Input	DQM controls I/O buffers. In ×16 products, UDQM and LDQM control upper byte and lower byte I/O buffers, respectively. In read mode, DQM controls the output buffers like a conventional /OE pin. DQM high and DQM low turn the output buffers off and on, respectively. The DQM latency for the read is two clocks. In write mode, DQM controls the word mask. Input data is written to the memory cell if DQM is low but not if DQM is high. The DQM latency for the write is zero.
DQ0 - DQ15	Input / Output	DQ pins have the same function as I/O pins on a conventional DRAM.
Vcc, Vss, VccQ, VssQ	(Power supply)	Vcc and Vss are power supply pins for internal circuits. VccQ and VssQ are power supply pins for the output buffers.

2. Commands

Mode register set command

(/CS, /RAS, /CAS, /WE = Low)

The μ PD45128xxx has a mode register that defines how the device operates. In this command, A0 through A13 are the data input pins. After power on, the mode register set command must be executed to initialize the device.

The mode register can be set only when all banks are in idle state.

During 2 CLK (tRSc) following this command, the μ PD45128xxx cannot accept any other commands.

Activate of	command
-------------	---------

(/CS, /RAS = Low, /CAS, /WE = High)

The μ PD45128xxx has four banks, each with 4,096 rows.

This command activates the bank selected by A12 and A13 (BS) and a row address selected by A0 through A11.

This command corresponds to a conventional DRAM's /RAS falling.






Fig.2 Row address strobe and bank activate command

CLK	
CKE	Н
/CS	$\frown \frown$
/RAS	
/CAS	
/WE	
A12, A13 (Bank select)	
A10	
Add	

Precharge command

(/CS, /RAS, /WE = Low, /CAS = High)


This command begins precharge operation of the bank selected by A12 and A13 (BS). When A10 is High, all banks are precharged, regardless of A12 and A13. When A10 is Low, only the bank selected by A12 and A13 is precharged.

After this command, the μ PD45128xxx can't accept the activate command to the precharging bank during tRP (precharge to activate command period).

This command corresponds to a conventional DRAM's /RAS rising.

Preliminary Data Sheet


Fig.3 Precharge command




Write command

(/CS, /CAS, /WE = Low, /RAS = High)

If the mode register is in the burst write mode, this command sets the burst start address given by the column address to begin the burst write operation. The first write data in burst mode can input with this command with subsequent data on following clocks.





Read command	Fig.5	Column address and read
		command
(/CS, /CAS = Low, /RAS, /WE = High)		
Read data is available after /CAS latency requirements have been met.		CKE H
This command sets the burst start address given by the column		/CS
address.		/RAS 💥
		/CAS 🔆
		/WE 💥 💥
		A12, A13

CBR (auto) refresh command

(/CS, /RAS, /CAS = Low, /WE, CKE = High)

This command is a request to begin the CBR refresh operation. The refresh address is generated internally.

Before executing CBR refresh, all banks must be precharged.


After this cycle, all banks will be in the idle (precharged) state and ready for a row activate command.

During tRC period (from refresh command to refresh or activate command), the μ PD45128xxx cannot accept any other command. Fig.6 Auto refresh command

Add 💥

Col

A10



Preliminary Data Sheet

Fig.7 Self refresh entry command

Self refresh entry command

Burst stop command

(/CS, /RAS, /CAS, CKE = Low, /WE = High)

After the command execution, self refresh operation continues while CKE remains low. When CKE goes high, the μ PD45128xxx exits the self refresh mode.

During self refresh mode, refresh interval and refresh operation are performed internally, so there is no need for external control.

Before executing self refresh, both banks must be precharged.





Fig.8 Burst stop command in Full Page Mode



No operation


(/CS = Low, /RAS, /CAS, /WE = High)

(/CS, /WE = Low, /RAS, /CAS = High)

This command can stop the current burst operation.


This command is not an execution command. No operations begin or terminate by this command.

Fig.9 No operation



NEC

3. Simplified State Diagram



14

4. Truth Table

4.1 Command Truth Table

Function	Symbol	C	KE	/CS	/RAS	/CAS	/WE	A12,	A10	A11,
		n – 1	n					A13		A9 - A0
Device deselect	DESL	Н	×	Н	×	×	×	×	×	×
No operation	NOP	н	×	L	н	н	Н	×	×	×
Burst stop	BST	н	×	L	Н	Н	L	×	×	×
Read	READ	н	×	L	н	L	н	V	L	V
Read with auto precharge	READA	н	×	L	Н	L	Н	V	Н	V
Write	WRIT	н	×	L	н	L	L	V	L	V
Write with auto precharge	WRITA	н	×	L	Н	L	L	V	Н	V
Bank activate	ACT	н	×	L	L	н	н	V	V	V
Precharge select bank	PRE	н	×	L	L	Н	L	V	L	×
Precharge all banks	PALL	н	×	L	L	Н	L	×	Н	×
Mode register set	MRS	н	×	L	L	L	L	L	L	V

Remark H = High level, L = Low level, × = High or Low level (Don't care), V = Valid data input

4.2 DQM Truth Table

Function	Symbol	CI	ΚE	DC	QM
		n – 1	n	U	L
Data write / output enable	ENB	Н	×	l	-
Data mask / output disable	MASK	Н	×	ŀ	ł
Upper byte write enable / output enable	ENBU	Н	×	L	×
Lower byte write enable / output enable	ENBL	Н	×	×	L
Upper byte write inhibit / output disable	MASKU	н	×	Н	×
Lower byte write inhibit / output disable	MASKL	Н	×	×	Н

Remark H = High level, L = Low level, × = High or Low level (Don't care)

4.3 CKE Truth Table

Current state	Function	Symbol	CI	KE	/CS	/RAS	/CAS	/WE	Address
			n – 1	n					
Activating	Clock suspend mode entry		Н	L	×	×	×	×	×
Any	Clock suspend mode		L	L	×	×	×	×	×
Clock suspend	Clock suspend mode exit		L	Н	×	×	×	×	×
Idle	CBR refresh command	REF	Н	Н	L	L	L	Н	×
Idle	Self refresh entry	SELF	Н	L	L	L	L	Н	×
Self refresh	Self refresh exit		L	Н	L	Н	Н	Н	×
			L	Н	Н	×	×	×	×
Idle	Power down entry		н	L	×	×	×	×	×
Power down	Power down exit		L	н	×	×	×	×	×

Remark H = High level, L = Low level, × = High or Low level (Don't care)

4.4 Operative Command Table Note1

(1/3)

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Idle	н	×	×	×	×	DESL	Nop or power down	2
	L	н	н	×	×	NOP or BST	Nop or power down	2
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
	L	н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	н	н	BA, RA	ACT	Row activating	
	L	L	н	L	BA, A10	PRE/PALL	Nop	
	L	L	L	н	×	REF/SELF	Refresh or self refresh	4
	L	L	L	L	Op-Code	MRS	Mode register accessing	
Row active	н	×	×	×	×	DESL	Nop	
	L	н	н	×	×	NOP or BST	Nop	
	L	н	L	н	BA, CA, A10	READ/READA	Begin read : Determine AP	5
	L	н	L	L	BA, CA, A10	WRIT/WRITA	Begin write : Determine AP	5
	L	L	н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	Precharge	6
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Read	н	×	×	×	×	DESL	Continue burst to end \rightarrow Row active	
	L	н	н	н	×	NOP	Continue burst to end \rightarrow Row active	
	L	н	н	L	×	BST	Burst stop \rightarrow Row active	
	L	н	L	н	BA, CA, A10	READ/READA	Terminate burst, new read : Determine AP	7
	L	н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, start write : Determine AP	7, 8
	L	L	н	н	BA, RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	Terminate burst, precharging	
	L	L	L	н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write	н	×	×	×	×	DESL	Continue burst to end \rightarrow Write recovering	
	L	н	н	н	×	NOP	Continue burst to end \rightarrow Write recovering	
	L	н	н	L	×	BST	Burst stop \rightarrow Row active	
	L	н	L	н	BA, CA, A10	READ/READA	Terminate burst, start read : Determine AP	7, 8
	L	н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, new write : Determine AP	7
	L	L	н	н	BA, RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	Terminate burst, precharging	9
	L	L	L	н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	1

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Note
Read with auto	н	×	×	×	×	DESL	Continue burst to end \rightarrow Precharging	
precharge	L	Н	н	Н	x	NOP	Continue burst to end \rightarrow Precharging	
	L	Н	н	L	×	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
	L	н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write with auto precharge	н	×	×	×	×	DESL	Continue burst to end \rightarrow Write recovering with auto precharge	
	L	н	Н	Н	×	NOP	Continue burst to end \rightarrow Write recovering with auto precharge	
	L	Н	Н	L	×	BST	ILLEGAL	
	L	н	L	н	BA, CA, A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	н	н	BA, RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Precharging	н	×	×	×	×	DESL	$Nop \to Enter \ idle \ after \ t_{RP}$	
	L	н	н	н	×	NOP	$Nop \to Enter \ idle \ after \ t_{RP}$	
	L	Н	н	L	×	BST	ILLEGAL	
	L	Н	L	н	BA, CA, A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	н	н	BA, RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	Nop \rightarrow Enter idle after trp	
	L	L	L	н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Row activating	Н	×	×	×	×	DESL	Nop \rightarrow Enter bank active after trcd	
	L	Н	н	Н	×	NOP	Nop \rightarrow Enter bank active after trcd	
	L	Н	н	L	×	BST	ILLEGAL	
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	н	Н	BA, RA	ACT	ILLEGAL	3, 1
	L	L	н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	

(3/3)

Current state	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
Write recovering	Н	×	×	×	×	DESL	Nop \rightarrow Enter row active after tDPL	
	L	н	н	Н	×	NOP	Nop \rightarrow Enter row active after tDPL	
	L	н	н	L	×	BST	Nop \rightarrow Enter row active after tDPL	
	L	н	L	н	BA, CA, A10	READ/READA	Start read, Determine AP	8
	L	н	L	L	BA, CA, A10	WRIT/WRITA	New write, Determine AP	
	L	L	н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	ILLEGAL	3
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Write recovering	Н	×	×	×	×	DESL	Nop \rightarrow Enter precharge after topl	
with auto precharge	L	н	н	Н	×	NOP	Nop \rightarrow Enter precharge after topl	
	L	н	н	L	×	BST	Nop \rightarrow Enter precharge after topl	
	L	н	L	Н	BA, CA, A10	READ/READA	ILLEGAL	3, 8
	L	н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL	3
	L	L	н	Н	BA, RA	ACT	ILLEGAL	3
	L	L	н	L	BA, A10	PRE/PALL	ILLEGAL	
	L	L	L	Н	×	REF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS	ILLEGAL	
Refreshing	Н	×	×	×	×	DESL	Nop \rightarrow Enter idle after t _{RC}	
	L	Н	н	×	×	NOP/BST	Nop \rightarrow Enter idle after trc	
	L	Н	L	×	×	READ/WRIT	ILLEGAL	
	L	L	н	×	×	ACT/PRE/PALL	ILLEGAL	
	L	L	L	×	×	REF/SELF/MRS	ILLEGAL	
Mode register	Н	×	×	×	×	DESL	Nop \rightarrow Enter idle after trsc	
accessing	L	Н	Н	Н	×	NOP	Nop \rightarrow Enter idle after trsc	
	L	Н	н	L	×	BST	ILLEGAL	
	L	Н	L	×	×	READ/WRIT	ILLEGAL	
	L	L	×	×	×	ACT/PRE/PALL/ REF/SELF/MRS	ILLEGAL	

Notes 1. All entries assume that CKE was active (High level) during the preceding clock cycle.

- **2.** If all banks are idle, and CKE is inactive (Low level), μPD45128xxx will enter Power down mode. All input buffers except CKE will be disabled.
- **3.** Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- **4.** If all banks are idle, and CKE is inactive (Low level), μPD45128xxx will enter Self refresh mode. All input buffers except CKE will be disabled.
- 5. Illegal if tRCD is not satisfied.
- 6. Illegal if tRAS is not satisfied.
- 7. Must satisfy burst interrupt condition.
- 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 9. Must mask preceding data which don't satisfy tDPL.
- **10.** Illegal if t_{RRD} is not satisfied.

Remark H = High level, L = Low level, × = High or Low level (Don't care), V = Valid data

18

4.5 Command Truth Table for CKE

Current State	C	KE	/CS	/RAS	/CAS	/WE	Address	Action	Notes
	n – 1	n							
Self refresh	Н	×	×	×	×	×	×	INVALID, CLK (n – 1) would exit self refresh	
	L	Н	Н	×	×	×	×	Self refresh recovery	
	L	Н	L	н	н	×	×	Self refresh recovery	
	L	Н	L	н	L	×	×	ILLEGAL	
	L	Н	L	L	×	×	×	ILLEGAL	
	L	L	×	×	×	×	×	Maintain self refresh	
Self refresh recovery	н	н	н	×	×	×	×	Idle after tRC	
	н	Н	L	н	н	×	×	Idle after tRC	
	н	Н	L	н	L	×	×	ILLEGAL	
	н	н	L	L	×	×	×	ILLEGAL	
	н	L	н	×	×	×	×	ILLEGAL	
	н	L	L	н	н	×	×	ILLEGAL	
	н	L	L	н	L	×	×	ILLEGAL	
	н	L	L	L	×	×	×	ILLEGAL	
Power down	н	×	×	×	×	×		INVALID, CLK (n – 1) would exit power down	
	L	н	×	×	×	×	×	EXIT power down \rightarrow Idle	
	L	L	×	×	×	×	×	Maintain power down mode	
Both banks idle	н	Н	н	×	×	×		Refer to operations in Operative Command Table	
	н	н	L	н	×	×		Refer to operations in Operative Command Table	
	н	Н	L	L	Н	×		Refer to operations in Operative Command Table	
	н	н	L	L	L	н	×	Refresh	
	н	Н	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	н	L	н	×	×	×		Refer to operations in Operative Command Table	
	н	L	L	н	×	×		Refer to operations in Operative Command Table	
	Н	L	L	L	Н	×		Refer to operations in Operative Command Table	
	Н	L	L	L	L	Н	×	Self refresh	1
	н	L	L	L	L	L	Op-Code	Refer to operations in Operative Command Table	
	L	×	×	×	×	×	×	Power down	1
Row active	н	×	×	×	×	×	×	Refer to operations in Operative Command Table	
	L	×	×	×	×	×	×	Power down	1
Any state other than	н	Н	×	×	×	×		Refer to operations in Operative Command Table	
listed above	н	L	×	×	×	×	×	Begin clock suspend next cycle	2
	L	Н	×	×	×	×	×	Exit clock suspend next cycle	
	L	L	×	×	×	×	×	Maintain clock suspend	

Notes 1. Self refresh can be entered only from the both banks idle state. Power down can be entered only from both banks idle or row active state.

2. Must be legal command as defined in Operative Command Table.

Remark H = High level, L = Low level, × = High or Low level (Don't care)

Preliminary Data Sheet

5. Initialization

The synchronous DRAM is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, when power is applied, a 100 μ s or longer pause must precede any signal toggling.
- (2) After the pause, both banks must be precharged using the Precharge command (The Precharge all banks command is convenient).
- (3) Once the precharge is completed and the minimum tRP is satisfied, the mode register can be programmed. After the mode register set cycle, tRSC (2 CLK minimum) pause must be satisfied as well.
- (4) Two or more CBR (Auto) refresh must be performed.
- Remarks 1. The sequence of Mode register programming and Refresh above may be transposed.
 - 2. CKE and DQM must be held high until the Precharge command is issued to ensure data-bus Hi-Z.

6. Programming the Mode Register

The mode register is programmed by the Mode register set command using address bits A13 through A0 as data inputs. The register retains data until it is reprogrammed or the device loses power.

The mode register has four fields;

Options: A13 through A7/CAS latency: A6 through A4Wrap type: A3Burst length: A2 through A0

Following mode register programming, no command can be issued before at least 2 CLK have elapsed.

/CAS Latency

/CAS latency is the most critical of the parameters being set. It tells the device how many clocks must elapse before the data will be available.

The value is determined by the frequency of the clock and the speed grade of the device. **13.3 Relationship between Frequency and Latency** shows the relationship of /CAS latency to the clock period and the speed grade of the device.

Burst Length

Burst Length is the number of words that will be output or input in a read or write cycle. After a read burst is completed, the output bus will become Hi-Z.

The burst length is programmable as 1, 2, 4, 8 or full page.

Wrap Type (Burst Sequence)

The wrap type specifies the order in which the burst data will be addressed. This order is programmable as either "Sequential" or "Interleave". The method chosen will depend on the type of CPU in the system.

Some microprocessor cache systems are optimized for sequential addressing and others for interleaved addressing. **7.1 Burst Length and Sequence** shows the addressing sequence for each burst length using them. Both sequences support bursts of 1, 2, 4 and 8. Additionally, sequence supports the full page length.

7. Mode Register


13	12	11	10	9	8	7	6	5	4	3	2	1	0					
0	0	0	0	0	0	1								JEDEC	Standa	rd Test S	et (refresh	counter test)
13	12	11	10	9	8	7	6	5	4	3	2	1	0					
x	х	x	x	1	0	0	Ľ	TMOD	E	WT		BL		Burst Re	ad and	d Single V	Vrite	
13	12	11	10	9	8	7	6	5	4	3	2	1	0	(for Write	e Throu	ugh Cach	e)	
	12			3	1	0	0	5	4	3	2			Use in fu	ituro			
					'	U								036 1110	luie			
13	12	11	10	9	8	7	6	5	4	3	2	1	0					
х	х	x	x	x	1	1	V	V	V	V	V	V	V	Vender S	Specifi	С		
13	12	11	10	9	8	7	6	5	4	3	2	1	0					V = Valid
0	0	0	0	0	0	0		тмор		WT	_	BL		Mode Re	aister	Set		x = Don't care
	•													inede i k	giotoi	001		
															Bits2		VT = 0	WT = 1
															000		1	1
															001		2	2
													_		010		4	4
													Burst	length	011		8	8
															100		R	R
															101		R R	R
															110			R
												L			111		ull page	R
												Г			0	Sequenti	al	
													Wrap	o type		Interleave		
														-				
															ŀ	Bits6-4	/CAS late	ency
																000	R	
																001	R	
																010	2	
														Laten mod		100	R	
															-	100	R	
																110	R	—
														1	L			

Remark R : Reserved

111

R

Mode Register Write Timing



Preliminary Data Sheet

7.1 Burst Length and Sequence

[Burst of Two]

Starting address (column address A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
0	0, 1	0, 1
1	1, 0	1, 0

[Burst of Four]

Starting address (column address A1 - A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
00	0, 1, 2, 3	0, 1, 2, 3
01	1, 2, 3, 0	1, 0, 3, 2
10	2, 3, 0, 1	2, 3, 0, 1
11	3, 0, 1, 2	3, 2, 1, 0

[Burst of Eight]

Starting address (column address A2 - A0, binary)	Sequential addressing sequence (decimal)	Interleave addressing sequence (decimal)
000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

Full page burst is an extension of the above tables of sequential addressing, with the length being 2,048 (for $32M \times 4$ device), 1,024 (for $16M \times 8$ device), and 512 (for $8M \times 16$ device).

commands for Bank C enables Read/Write commands for Bank D

1 1

8. Address Bits of Bank-Select and Precharge

Row	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13		A12	A13	Result
(Activa	ite com	mand)													*	0	0	Select Bank A "Activate" command
																0	1	Select Bank B "Activate" command
																1	0	Select Bank C "Activate" command
																1	1	Select Bank D "Activate" command
																		Aditate command
	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13				
(D												<u> </u>	┕──┸		_	A10	A12	A13 Result
(Prech	arge co	ommar	ia)												-	0	0	0 Precharge Bank A
																0	0	1 Precharge Bank B
																0	1	0 Precharge Bank C
																0	1	1 Precharge Bank D
																1	х	x Precharge All Banks
																	x : D	on't care
																0		bles Auto-Precharge of Burst)
									-								·	bles Auto-Precharge
Col.	A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	х	A12	A13		1		of Burst)
(/CAS	strobes	6)																
																A12	A13	Result
																0	0	enables Read/Write commands for Bank A
																0	1	enables Read/Write commands for Bank B
																1	0	enables Read/Write commands for Bank C

9. Precharge


NEC

The precharge command can be issued anytime after tRAS (MIN.) is satisfied.

Soon after the precharge command is issued, precharge operation performed and the synchronous DRAM enters the idle state after trep is satisfied. The parameter trep is the time required to perform the precharge.

The earliest timing in a read cycle that a precharge command can be issued without losing any data in the burst is as follows.

It is depending on the /CAS latency and clock cycle time.



In order to write all data to the memory cell correctly, the asynchronous parameter "tDPL" must be satisfied. The tDPL (MIN.) specification defines the earliest time that a precharge command can be issued. Minimum number of clocks is calculated by dividing tDPL (MIN.) with clock cycle time.

In summary, the precharge command can be issued relative to reference clock that indicates the last data word is valid. In the following table, minus means clocks before the reference; plus means time after the reference.

/CAS latency	Read	Write			
2	-1	+tdpl (MIN.)			
3	-2	+tdpl (MIN.)			

10. Auto Precharge

During a read or write command cycle, A10 controls whether auto precharge is selected. A10 high in the Read or Write command (Read with Auto precharge command or Write with Auto precharge command), auto precharge is selected and begins automatically.

The tras must be satisfied with a read with auto precharge or a write with auto precharge operation. In addition, the next activate command to the bank being precharged cannot be executed until the precharge cycle ends.


In read cycle, once auto precharge has started, an activate command to the bank can be issued after tRP has been satisfied.

In write cycle, the tDAL must be satisfied to issue the next activate command to the bank being precharged.

The timing that begins the auto precharge cycle depends on both the /CAS latency programmed into the mode register and whether read or write cycle.

10.1 Read with Auto Precharge


During a read cycle, the auto precharge begins one clock earlier (/CAS latency of 2) or two clocks earlier (/CAS latency of 3) the last data word output.



Remark READA means Read with Auto precharge

10.2 Write with Auto Precharge

During a write cycle, the auto precharge starts at the timing that is equal to the value of the tDPL (MIN.) after the last data word input to the device.



Remark WRITA means Write with Auto Precharge

In summary, the auto precharge begins relative to a reference clock that indicates the last data word is valid. In the table below, minus means clocks before the reference; plus means after the reference.


/CAS latency	Read	Write			
2	-1	+tdpl (MIN.)			
3	-2	+tdpl (MIN.)			

11. Read / Write Command Interval

11.1 Read to Read Command Interval

During a read cycle, when new Read command is issued, it will be effective after /CAS latency, even if the previous read operation does not completed. READ will be interrupted by another READ.


The interval between the commands is 1 cycle minimum. Each Read command can be issued in every clock without any restriction.



11.2 Write to Write Command Interval

During a write cycle, when a new Write command is issued, the previous burst will terminate and the new burst will begin with a new Write command. WRITE will be interrupted by another WRITE.


The interval between the commands is minimum 1 cycle. Each Write command can be issued in every clock without any restriction.



Preliminary Data Sheet

11.3 Write to Read Command Interval


Write command and Read command interval is also 1 cycle. Only the write data before Read command will be written. The data bus must be Hi-Z at least one cycle prior to the first Dout.




11.4 Read to Write Command Interval

During a read cycle, READ can be interrupted by WRITE.

The Read and Write command interval is 1 cycle minimum. There is a restriction to avoid data conflict. The Data bus must be Hi-Z using DQM before WRITE.



READ can be interrupted by WRITE. DQM must be High at least 3 clocks prior to the Write command.




12. Burst Termination

There are two methods to terminate a burst operation other than using a Read or a Write command. One is the burst stop command and the other is the precharge command.


12.1 Burst Stop Command

During a read cycle, when the burst stop command is issued, the burst read data are terminated and the data bus goes to Hi-Z after the /CAS latency from the burst stop command.



Remark BST : Burst stop command

During a write cycle, when the burst stop command is issued, the burst write data are terminated and data bus goes to Hi-Z at the same clock with the burst stop command.




Remark BST : Burst stop command

12.2 Precharge Termination


12.2.1 Precharge Termination in READ Cycle

During a read cycle, the burst read operation is terminated by a precharge command. When the precharge command is issued, the burst read operation is terminated and precharge starts. The same bank can be activated again after trap from the precharge command. To issue a precharge command, tras must be satisfied.

When /CAS latency is 2, the read data will remain valid until one clock after the precharge command.




When /CAS latency is 3, the read data will remain valid until two clocks after the precharge command.




12.2.2 Precharge Termination in WRITE Cycle

During a write cycle, the burst write operation is terminated by a precharge command. When the precharge command is issued, the burst write operation is terminated and precharge starts. The same bank can be activated again after trep from the precharge command. To issue a precharge command, tras must be satisfied.

When /CAS latency is 2, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



When /CAS latency is 3, the write data written prior to the precharge command will be correctly stored. However, invalid data may be written at the same clock as the precharge command. To prevent this from happening, DQM must be high at the same clock as the precharge command. This will mask the invalid data.



13. Electrical Specifications

- All voltages are referenced to Vss (GND).
- After power up, wait more than 100 µs and then, execute **Power on sequence and Auto Refresh** before proper device operation is achieved.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	Vcc, VccQ		-0.5 to +4.6	V
Voltage on any pin relative to GND	VT		-0.5 to +4.6	V
Short circuit output current	lo		50	mA
Power dissipation	PD		1	W
Operating ambient temperature	TA		0 to 70	°C
Storage temperature	Tstg		-55 to + 125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc, VccQ		3.0	3.3	3.6	V
High level input voltage	Vін		2.0		Vcc + 0.3	V
Low level input voltage	VIL		-0.3		+0.8	V
Operating ambient temperature	TA		0		70	°C

Pin Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CI1	A0 - A13	2.5		4	pF
	Cı2	CLK, CKE, /CS, /RAS, /CAS, /WE, DQM, UDQM, LDQM	2.5		4	
Data input / output capacitance	Cı/o	DQ0 - DQ15	4		6.5	pF

DC Characteristics 1 (Recommended Operating Conditions unless otherwise noted)

Parameter	Symbol	Test condition	/CAS	Grade	ſ	Maximur	n	Unit	Notes
			latency		×4	×8	×16		
Operating current	Icc1	Burst length = 1,	CL = 2	-A80	110	120	135	mA	1
		$t_{\text{RC}} \geq t_{\text{RC}} \text{ (MIN.)}, \text{ Io} = 0 \text{ mA},$		-A10	95	105	120		
		One bank active		-A10B	90	100	110		
			CL = 3	-A80	115	125	150		
				-A10	100	110	130		
				-A10B	95	105	120		
Precharge standby current	Icc2P	$CKE \leq V_{\text{IL (MAX.)}}, \text{ tck} = 15 \text{ ns}$			1	1	1	mA	
in power down mode	Icc2PS	$CKE \leq V_{\text{IL (MAX.)}}, \text{ tck} = \infty$			0.5	0.5	0.5	mA mA mA	
Precharge standby current in non power down mode	Icc2N	$\label{eq:cke} \begin{split} CKE \geq V_{\text{IH (MIN.)}}, \ t_{\text{CK}} = 15 \ \text{ns}, \ /CS \geq V_{\text{IH (MIN.)}}, \\ Input signals are changed one time during 30 \ \text{ns}. \end{split}$				20	20	mA	
	Icc2NS	CKE \geq VIH (MIN.), tck = ∞ , Input signals are stable.			6	6	6		
Active standby current	ІссзР	$CKE \le V_{IL (MAX.)}, t_{CK} = 15 ns$			5	5	5	mA	
in power down mode	$\begin{tabular}{ cc3P cc3P cc4P cc4P cc4P cc4P cc4P cc4P$								
Active standby current in non power down mode	ІссзN			25	25	25	mA		
	Icc3NS	$CKE \ge V_{\text{IH (MIN.)}}, \text{ tck} = \infty ,$ Input signals are stable.		12	12	15			
Operating current	Icc4	$t_{CK} \ge t_{CK (MIN.)}, I_0 = 0 mA,$	CL = 2	-A80	100	115	165	mA	2
(Burst mode)		All banks active		-A10	80	90	130		
				-A10B	75	80	120		
			CL = 3	-A80	115	135	195		
				-A10	100	115	165		
				-A10B	95	105	150		
Refresh current	Icc5	$t_{RC} \ge t_{RC}$ (MIN.)	CL = 2	-A80	260	260	260	mA	3
				-A10	240	240	240		
				-A10B	220	220	220		
			CL = 3	-A80	270	270	270		
				-A10	250	250	250		
				-A10B	230	230	230		
Self refresh current	Icc6	CKE ≤ 0.2 V		_**	2	2	2	mA	
				-**L	0.8	0.8	0.8		

Notes 1. Icc1 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, Icc1 is measured condition that addresses are changed only one time during tck (MIN.).

- 2. Icc4 depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, Icc4 is measured condition that addresses are changed only one time during tck (MIN.).
- 3. Iccs is measured on condition that addresses are changed only one time during tck (MIN.).

Preliminary Data Sheet


Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	Note
Input leakage current	lı (l)	$0 \le V_1 \le V_{CC}Q$, $V_{CC}Q = V_{CC}$ All other pins not under test = 0 V	-1.0		+1.0	μΑ	
Output leakage current	Io (L)	$0 \le V_0 \le V_{CC}Q$, Dout is disabled	-1.5		+1.5	μA	
High level output voltage	Vон	lo = -4 mA	2.4			V	
Low level output voltage	Vol	lo = +4 mA			0.4	V	

DC Characteristics 2 (Recommended Operating Conditions unless otherwise noted)

AC Characteristics (Recommended Operating Conditions unless otherwise noted)

Test Conditions


- AC measurements assume $t_T = 1$ ns.
- Reference level for measuring timing of input signals is 1.4 V. Transition times are measured between VIH and VIL.
- If tr is longer than 1 ns, reference level for measuring timing of input signals is VIH (MIN.) and VIL (MAX.).
- An access time is measured at 1.4 V.



Synchronous Characteristics

Parameter		Symbol	-80		-10		-10B		Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Clock cycle time	/CAS latency = 3	tскз	8	(125 MHz)	10	(100 MHz)	10	(100 MHz)	ns	
	/CAS latency = 2	tск2	10	(100 MHz)	13	(77 MHz)	15	(67 MHz)	ns	
Access time from CLK	/CAS latency = 3	tасз		6		6		7	ns	1
	/CAS latency = 2	tAC2		6		7		8	ns	1
CLK high level width		tсн	3		3		3.5		ns	
CLK low level width		tc∟	3		3		3.5		ns	
Data-out hold time		tон	3		3		3		ns	1
Data-out low-impedance time		t∟z	0		0		0		ns	
Data-out high-impedance time	/CAS latency = 3	t HZ3	3	6	3	6	3	7	ns	
	/CAS latency = 2	tHZ2	3	6	3	7	3	8	ns	
Data-in setup time		tos	2		2		2.5		ns	
Data-in hold time		tон	1		1		1		ns	
Address setup time		tas	2		2		2.5		ns	
Address hold time		tан	1		1		1		ns	
CKE setup time		tскs	2		2		2.5		ns	
CKE hold time		tскн	1		1		1		ns	
CKE setup time (Power down exit)		t CKSP	2		2		2.5		ns	
Command (/CS, /RAS, /CAS, /WE, DQM) setup time		tсмs	2		2		2.5		ns	
Command (/CS, /RAS, /CAS, /WE, DQM) hold time		tсмн	1		1		1		ns	


Note 1. Output load




Asynchronous Characteristics

Parameter		Symbol	-80		-10		-10B		Unit	Note
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
ACT to REF/ACT command period (operation)		trc	70		70		90		ns	
REF to REF/ACT command period (refresh)		t RC1	70		78		90		ns	
ACT to PRE command period		tras	48	120,000	50	120,000	60	120,000	ns	
PRE to ACT command period		t RP	20		20		30		ns	
Delay time ACT to READ/WRITE command		t RCD	20		20		30		ns	
ACT (one) to ACT (another) command period		t RRD	16		20		20		ns	
Data-in to PRE command period		t dpl	8		10		10		ns	
Data-in to ACT (REF) command period (Auto precharge)	/CAS latency = 3	t DAL3	1CLK +20		1CLK +20		1CLK +30		ns	
	/CAS latency = 2	tdal2	1CLK +20		1CLK +20		1CLK +30		ns	
Mode register set cycle time		trsc	2		2		2		CLK	
Transition time		t⊤	0.5	30	1	30	1	30	ns	
Refresh time (4,096 refresh cycles)		tref		64		64		64	ms	

Preliminary Data Sheet




13.1 AC Parameters for Read Timing (Manual Precharge, Burst Length = 4, /CAS Latency = 3)



AC Parameters for Read Timing (Auto Precharge, Burst Length = 4, /CAS Latency = 3)

*µ*PD45128441, 45128841, 45128163



13.2 AC Parameters for Write Timing (Burst Length = 4, /CAS Latency = 3)

Preliminary Data Sheet

4


13.3 Relationship between Frequency and Latency

Speed version		-80		-10		-10B	
Clock cycle time [ns]	8	10	10	13	10	15	
Frequency [MHz]	125	100	100	77	100	67	
/CAS latency	3	2	3	2	3	2	
[trcd]	3	2	2	2	3	2	
/RAS latency (/CAS latency + [tRCD])	6	4	5	4	6	4	
[trc]	9	7	7	6	9	6	
[trc1]	9	7	8	6	9	6	
[tras]	6	5	5	4	6	4	
[trrd]	2	2	2	2	2	2	
[trp]	3	2	2	2	3	2	
[tdpl]	1	1	1	1	1	1	
[tDAL]	4	3	3	3	4	3	
[trsc]	2	2	2	2	2	2	

 \star

Preliminary Data Sheet






Preliminary Data Sheet

*µ*PD45128441, 45128841, 45128163


NEC

13.5 Power On Sequence and Auto Refresh



Preliminary Data Sheet

Only /CS signal needs to be issued at minimum rate T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T7 Т8 T0 Т3 T5 Т6 T1 T2 Τ4 CLK




13.6 /CS Function (Burst Length = 4, /CAS Latency = 3)

45

Preliminary Data Sheet

<u>µ</u>PD45128441, 45128841, 45128163




13.7 Clock Suspension during Burst Read (using CKE Function) (1/2) (Burst Length = 4, /CAS Latency = 2)

46

Preliminary Data Sheet


μPD45128441, 45128841, 45128163



Clock Suspension during Burst Read (using CKE Function) (2/2) (Burst Length = 4, /CAS Latency = 3)

Preliminary Data Sheet


NEC



13.8 Clock Suspension during Burst Write (using CKE Function) (1/2) (Burst Length = 4, /CAS Latency = 2)

Preliminary Data Sheet


µPD45128441, 45128841, 45128163



Clock Suspension during Burst Write (using CKE Function) (2/2) (Burst Length = 4, /CAS Latency = 3)

Preliminary Data Sheet

NEC



13.9 Power Down Mode and Clock Mask (Burst Length = 4, /CAS Latency = 2)


Preliminary Data Sheet

50


ZEC

NEC






Preliminary Data Sheet



Preliminary Data Sheet

ស៊ី 13.11 Self Refresh (Entry and Exit)


NEC



13.12 Random Column Read (Page with Same Bank) (1/2) (Burst Length = 4, /CAS Latency = 2)


Preliminary Data Sheet

NEC



Random Column Read (Page with Same Bank) (2/2) (Burst Length = 4, /CAS Latency = 3)


Preliminary Data Sheet




13.13 Random Column Write (Page with Same Bank) (1/2) (Burst Length = 4, /CAS Latency = 2)

Preliminary Data Sheet

55




⁸ Random Column Write (Page with Same Bank) (2/2) (Burst Length = 4, /CAS Latency = 3)



13.14 Random Row Read (Ping-Pong Banks) (1/2) (Burst Length = 8, /CAS Latency = 2)


Preliminary Data Sheet

57



🕷 Random Row Read (Ping-Pong Banks) (2/2) (Burst Length = 8, /CAS Latency = 3)


µPD45128441, 45128841, 45128163



13.15 Random Row Write (Ping-Pong Banks) (1/2) (Burst Length = 8, /CAS Latency = 2)


Preliminary Data Sheet

59



8 Random Row Write (Ping-Pong Banks) (2/2) (Burst Length = 8, /CAS Latency = 3)


Preliminary Data Sheet



13.16 Read and Write (1/2) (Burst Length = 4, /CAS Latency = 2)

Preliminary Data Sheet


NEC



\Re Read and Write (2/2) (Burst Length = 4, /CAS Latency = 3)

<u> μ</u>PD45128441, 45128841, 45128163


NEC



13.17 Interleaved Column Read Cycle (1/2) (Burst Length = 4, /CAS Latency = 2)


Preliminary Data Sheet

63



² Interleaved Column Read Cycle (2/2) (Burst Length = 4, /CAS Latency = 3)


Preliminary Data Sheet



13.18 Interleaved Column Write Cycle (1/2) (Burst Length = 4, /CAS Latency = 2)


Preliminary Data Sheet

65



8 Interleaved Column Write Cycle (2/2) (Burst Length = 4, /CAS Latency = 3)

Preliminary Data Sheet




13.19 Auto Precharge after Read Burst (1/2) (Burst Length = 4, /CAS Latency = 2)

Preliminary Data Sheet

67


μPD45128441, 45128841, 45128163




& Auto Precharge after Read Burst (2/2) (Burst Length = 4, /CAS Latency = 3)

Preliminary Data Sheet

μPD45128441, 45128841, 45128163




13.20 Auto Precharge after Write Burst (1/2) (Burst Length = 4, /CAS Latency = 2)



Auto Precharge after Write Burst (2/2) (Burst Length = 4, /CAS Latency = 3)

Preliminary Data Sheet


NEC




13.21 Full Page Read Cycle (1/2) (/CAS Latency = 2)

Preliminary Data Sheet

5 Full Page Read Cycle (2/2) (/CAS latency = 3)




Preliminary Data Sheet



13.22 Full Page Write Cycle (1/2) (/CAS latency = 2)

Preliminary Data Sheet

NEC




Full Page Write Cycle (2/2) (/CAS Latency = 3)

Preliminary Data Sheet


μPD45128441, 45128841, 45128163

NEC



NEC

Preliminary Data Sheet




ත් 13.24 Burst Read and Single Write (Option) (Burst Length = 4, /CAS Latency = 2)

Preliminary Data Sheet

*u*PD45128441, 45128841, 45128163


NEC



13.25 Full Page Random Column Read (Burst Length = Full Page, /CAS Latency = 2)

77


NEC



13.26 Full Page Random Column Write (Burst Length = Full Page, /CAS Latency = 2)


Preliminary Data Sheet

μPD45128441, 45128841, 45128163



13.27 PRE (Precharge) Termination of Burst (1/2) (Burst Length = 8, /CAS Latency = 2)

NEC




PRE (Precharge) Termination of Burst (2/2) (Burst Length = 8, /CAS Latency = 3)

80

Preliminary Data Sheet

★ 14. Package Drawing

54PIN PLASTIC TSOP (II) (400mil)



NOTES

- 1. Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.
- Dimension "A" does not include mold fiash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side.

ITEM	MILLIMETERS
A	22.22±0.05
В	0.91 MAX.
С	0.80 (T.P.)
D	$0.32\substack{+0.08 \\ -0.07}$
E	0.10±0.05
F	1.1±0.1
G	1.00
Н	11.76±0.20
I	10.16±0.10
J	0.80±0.20
к	$0.145\substack{+0.025\\-0.015}$
L	0.50±0.10
М	0.13
N	0.10
Р	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$
	S54G5-80-9JF-1

15. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD45128xxx.

Type of Surface Mount Device

µPD45128xxxG5 : 54-pin Plastic TSOP (II) (400 mil)

NOTES FOR CMOS DEVICES-

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function. [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance. Anti-radioactive design is not implemented in this product.

M4 96.5