



Am27C1024

1 Megabit (65,536 x 16-Bit) CMOS EPROM

DISTINCTIVE CHARACTERISTICS

- First EPROM offering 16 inputs and outputs
- Fast access time — 100 ns
- Low power consumption:
 - 200 μ A maximum standby current
- Programming voltage: 12.5 V
- Single +5-V power supply
- JEDEC-approved 40-pin DIP and 44-pad LCC pinouts
- $\pm 10\%$ power supply tolerance available
- One-Time Programmable (OTP) Flashrite™ programming
- Latch-up protected to 100 mA from -1 V to $V_{CC} + 1$ V

GENERAL DESCRIPTION

The Am27C1024 is a 1 megabit, ultraviolet erasable programmable read-only memory. It is organized as 64K words by 16 bits per word, operates from a single +5-V supply, has a static standby mode, and features fast single address location programming. The x16 organization makes the Am27C1024 ideal for use in 16-bit microprocessor systems. Products are available in windowed ceramic DIP and LCC packages, as well as plastic one-time programmable (OTP) packages.


Typically, any byte can be accessed in less than 100 ns, allowing operation with high-performance microprocessors with reduced WAIT states. The Am27C1024 offers sepa-

rate Output Enable (\overline{OE}) and Chip Enable (\overline{CE}) controls, thus eliminating bus contention in a multiple bus microprocessor system.

AMD's CMOS process technology provides high speed, low power, and high noise immunity. Typical power consumption is only 125 mW in active mode, and 350 μ W in standby mode.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random. The Am27C1024 supports AMD's interactive programming algorithm (0.5 ms pulses) resulting in typical programming times of less than two minutes.

BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE


Family Part No.	Am27C1024							
Ordering Part No:								
$\pm 5\%$ V_{CC} Tolerance	-105	-125	-155	-175	-205	-255	-305	-
$\pm 10\%$ V_{CC} Tolerance	-100	-120	-150	-170	-200	-250	-300	-350
Max. Access Time (ns)	120	120	150	170	200	250	300	350
\overline{CE} (\overline{E}) Access (ns)	120	120	150	170	200	250	300	350
\overline{OE} (\overline{G}) Access (ns)	50	50	65	65	75	100	120	120

Flashrite is a trademark of Advanced Micro Devices Inc.

Publication #	Rev.	Amendment
06780	D	/0
Issue Date: January 1989		


CONNECTION DIAGRAMS
Top View

DIPs



CD008304


LCC*



CD009317

*Also available in a 44-Pin plastic leaded chip carrier.
Notes: 1. JEDEC nomenclature is in parentheses
2. Don't use (DU) for PLCC

LOGIC SYMBOL



LS003320

Pin Description


A_0-A_{15}	= Address Inputs
$\overline{CE}(E)$	= Chip Enable Input
DQ_0-DQ_{15}	= Data Input/Outputs
$\overline{OE}(\overline{G})$	= Output Enable Input
$\overline{PGM}(\overline{P})$	= Program Enable Input
V_{CC}	= V_{CC} Supply Voltage
V_{PP}	= Program Supply Voltage
GND	= Ground
NC	= No Internal Connect
DU	= No External Connect

ORDERING INFORMATION

Standard Information

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



3

Valid Combinations	
AM27C1024-100	DC, DCB
AM27C1024-105	
AM27C1024-120	DC, DCB, DI, DIB, LC, LCB, LI, LIB
AM27C1024-125	
AM27C1024-150	
AM27C1024-155	
AM27C1024-175	
AM27C1024-255	
AM27C1024-305	
AM27C1024-170	DC, DCB, DI, DIB, DE, DEB, LCB, LIB, LE, LEB, LC, LI
AM27C1024-200	
AM27C1024-250	
AM27C1024-300	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION (Cont'd.)

OTP Products (Preliminary)

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations	
AM27C1024-170	PC, JC
AM27C1024-175	
AM27C1024-200	
AM27C1024-205	
AM27C1024-250	
AM27C1024-255	
AM27C1024-300	
AM27C1024-305	

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) is formed by a combination of:

- a. Device Number
- b. Speed Option
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations	
AM27C1024-170	/BQA, /BUA
AM27C1024-200	
AM27C1024-250	
AM27C1024-300	
AM27C1024-350	

For other Surface Mount Package options, contact NVD Military Marketing.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

FUNCTIONAL DESCRIPTION

Erasing the Am27C1024

In order to clear all locations of their programmed contents, it is necessary to expose the Am27C1024 to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase an Am27C1024. This dosage can be obtained by exposure to an ultraviolet lamp — wavelength of 2537 Angstroms (Å) — with intensity of 12,000 μW/cm² for 15 to 20 minutes. The Am27C1024 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the Am27C1024, and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than with UV sources at 2537 Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the Am27C1024 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

Programming the Am27C1024

Upon delivery, or after each erasure, the Am27C1024 has all 1,048,576 bits in the "ONE", or HIGH state. "ZEROS" are loaded into the Am27C1024 through the procedure of programming.

The programming mode is entered when 12.5 ± 0.5 V is applied to the V_{PP} pin, and \overline{CE} and PGM are at V_{IL}.

For programming, the data to be programmed is applied 16 bits in parallel to the data pins.

The flowchart in Figure 1 shows AMD's interactive algorithm. Interactive algorithm reduces programming time by using short programming pulses and giving each address only as many pulses as is necessary in order to reliably program the data. After each pulse is applied to a given address, the data in that address is verified. If the data does not verify, additional pulses are given until it verifies or the maximum is reached. This process is repeated while sequencing through each address of the Am27C1024. This part of the algorithm is done at V_{CC} = 6.0 V to assure that each EPROM bit is programmed to a sufficiently high threshold voltage. After the interactive programming is completed, an overprogram pulse is given to each memory location; this ensures that all bits have sufficient margin. After the final address is completed, the entire EPROM memory is verified at V_{CC} = 5 V ± 5%.

Flashrite™

The OTP EPROM Flashrite programming algorithm (shown in Figure 2) reduces programming time by using initial 100 μs pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the OTP EPROM.

The Flashrite programming algorithm programs and verifies at V_{CC} = 6.25 V and V_{PP} = 12.75 V. After the final address is completed, all bytes are compared to the original data with V_{CC} = V_{PP} = 5.25 V.

Program Inhibit

Programming of multiple Am27C1024s in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs of the parallel Am27C1024 may be common. A TTL low-level program pulse applied to an Am27C1024 \overline{CE} input with V_{PP} = 12.5 ± 0.5 V and PGM LOW will program that

Am27C1024. A high-level \overline{CE} input inhibits the other Am27C1024s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with \overline{OE} and \overline{CE} , at V_{IL}, PGM at V_{IH}, and V_{PP} between 12.0 V to 13.0 V.

Auto Select Mode

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the Am27C1024.

To activate this mode, the programming equipment must force 12.0 ± 0.5 V on address line A₉ of the Am27C1024. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀ from V_{IL} to V_{IH}. All other address lines must be held at V_{IL} during auto select mode.

Byte 0 (A₀ = V_{IL}) represents the manufacturer code, and byte 1 (A₀ = V_{IH}), the device identifier code. For the Am27C1024, these two identifier bytes are given in the Mode Select table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (DQ₇) defined as the parity bit.

Read Mode

The Am27C1024 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} is held LOW and addresses have been stable for at least t_{ACC} - t_{OE}.

Standby Mode

The Am27C1024 has a CMOS standby mode which reduces the maximum V_{CC} current to 200 μA. It is placed in CMOS-standby when \overline{CE} is at V_{CC} ± 0.3 V. The Am27C1024 also has a TTL-standby mode which reduces the maximum V_{CC} current to 1.0 mA. It is placed in TTL-standby when \overline{CE} is at V_{IH}. When in standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

Output OR-Tieing

To accommodate multiple memory connections, a two-line control function is provided to allow for:

1. Low memory power dissipation, and
2. Assurance that output bus contention will not occur.

It is recommended that \overline{CE} be decoded and used as the primary device-selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading

of the device. At a minimum, a 0.1- μ F ceramic capacitor (high frequency, low inherent inductance) should be used on each device between V_{CC} and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM

arrays, a 4.7- μ F bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.

MODE SELECT TABLE

MODE		PINS						OUTPUTS
		CE	OE	PGM	A ₀	A ₉	V _{PP}	
Read		V _{IL}	V _{IL}	V _{IH}	X	X	V _{CC}	D _{OUT}
Output Disable		V _{IL}	V _{IH}	V _{IH}	X	X	V _{CC}	High Z
Standby (TTL)		V _{IH}	X	X	X	X	V _{CC}	High Z
Standby (CMOS)		V _{CC} \pm 0.3 V	X	X	X	X	V _{CC}	High Z
Program		V _{IL}	X	V _{IL}	X	X	V _{PP}	D _{IN}
Program Verify		V _{IL}	V _{IL}	V _{IH}	X	X	V _{PP}	D _{OUT}
Program Inhibit		V _{IH}	X	X	X	X	V _{PP}	High Z
Auto Select (Note 3)	Manufacturer Code	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _H	V _{CC}	01H
	Device Code	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _H	V _{CC}	8CH

- Notes: 1. X can be either V_{IL} or V_{IH}
 2. V_H = 12.0 V \pm 0.5 V
 3. A₁-A₈ = A₁₀ - A₁₅ = V_{IL}
 4. See DC Programming Characteristics for V_{PP} voltage during programming.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature:	
OTP Products	-65 to +125°C
All Other Products	-65 to +150°C
Ambient Temperature	
with Power Applied	-55 to +125°C
Voltage with Respect to Ground:	
All pins except Ag, Vpp, and	
VCC	-0.6 to VCC + 0.5 V
Ag and Vpp	-0.6 to 13.5 V
VCC	-0.6 to 7.0 V

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

- Notes: 1. Minimum DC voltage on input or I/O is -0.5 V. During transitions, the inputs may undershoot GND to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input and I/O is VCC + 0.5 V which may overshoot to VCC + 2.0 V for periods up to 20 ns.
2. For Ag and Vpp the minimum DC input is -0.5 V. During transitions, Ag and Vpp may undershoot GND to -2.0 V for periods of up to 20 ns. Ag and Vpp must not exceed 13.5 V for any period of time.

OPERATING RANGES

Commercial (C) Devices	
Case Temperature (TC)	0 to +70°C
Industrial (I) Devices	
Case Temperature (TC)	-40 to +85°C
Extended Commercial (E) Devices	
Case Temperature (TC)	-55 to +125°C
Military (M) Devices	
Case Temperature (TC)	-55 to +125°C
Supply Read Voltages:	
VCC/Vpp for Am27C1024-XX5	+4.75 to +5.25 V
VCC/Vpp for Am27C1024-XX0	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4, 5 & 8)

TTL and NMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
VOH	Output HIGH Voltage	IOH = -400 µA	2.4		V
VOL	Output LOW Voltage	IOL = 2.1 mA		0.45	V
VIH	Input HIGH Voltage		2.0	VCC + 0.5	V
VIL	Input LOW Voltage		-0.3	+0.8	V
ILI	Input Load Current	VIN = 0 V to VCC		1.0	µA
				5.0	
ILO	Output Leakage Current	VOUT = 0 V to VCC		10	µA
				10	
ICC1	VCC Active Current (Notes 5 & 9)	CE = VIL, f = 5 MHz, IOUT = 0 mA (Open Outputs)		50	mA
				60	
ICC2	VCC Standby Current (Note 9)	CE = VIH, OE = VIL		1.0	mA
				1.5	
Ipp1	Vpp Supply Current (Read) (Notes 6 & 9)	CE = OE = VIL, Vpp = VCC		100	µA

CMOS Inputs

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
VOH	Output HIGH Voltage	IOH = -400 µA	2.4		V
VOL	Output LOW Voltage	IOL = 2.1 mA		0.45	V
VIH	Input HIGH Voltage		VCC - 0.3	VCC + 0.3	V
VIL	Input LOW Voltage		-0.3	+0.8	V
ILI	Input Load Current	VIN = 0 V to VCC		1.0	µA
				5.0	

DC CHARACTERISTICS over operating range unless otherwise specified (Notes 1, 4 & 5) (Cont'd.)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}	C/I Devices	10	μA
			E/M Devices	10	
I _{CC1}	V _{CC} Active Current (Notes 5 & 9)	CE = V _{IL} , f = 5 MHz, I _{OUT} = 0 mA (Open Outputs)	C/I Devices	50	mA
			E/M Devices	60	
I _{CC2}	V _{CC} Standby Current (Note 9)	CE = V _{CC} ± 0.3 V	C/I Devices	200	μA
			E/M Devices	240	
I _{PP1}	V _{pp} Supply Current (Read) (Notes 6 & 9)	CE = OE = V _{IL} , V _{PP} = V _{CC}		100	μA

CAPACITANCE (Notes 2, 3, & 7)

Parameter Symbol	Parameter Description	Test Conditions	CDV040		CLV044		Unit
			Typ.	Max.	Typ.	Max.	
C _{IN1}	Address Input Capacitance	V _{IN} = 0 V	8	12	6	9	pF
C _{IN2}	OE Input Capacitance	V _{IN} = 0 V	12	20	9	15	pF
C _{IN3}	CE Input Capacitance	V _{IN} = 0 V	9	12	7	9	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0 V	8	12	6	9	pF

- Notes: 1. V_{CC} must be applied simultaneously or before V_{pp}, and removed simultaneously or after V_{pp}.
 2. Typical values are for nominal supply voltages.
 3. This parameter is only sampled and not 100% tested.
 4. **Caution:** The Am27C1024 must not be removed from, or inserted into, a socket or board when V_{pp} or V_{CC} is applied.
 5. I_{CC1} is tested with CE = V_{IH} to simulate open outputs.
 6. Maximum active power usage is the sum of I_{CC} and I_{pp}.
 7. T_A = 25°C, f = 1 MHz.
 8. Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for periods less than 20 ns. Maximum DC voltage on output pins is V_{CC} + 0.5 V which may overshoot to V_{CC} + 2.0 V for periods less than 20 ns.
 9. For Am27C1024-305 I_{CC2} (TTL) = 5 mA, I_{CC2} (CMOS) = 1 mA, I_{pp} = 1 mA maximum.




SWITCHING CHARACTERISTICS over operating ranges unless otherwise specified (Notes 1, 3, & 4)

JEDEC	Standard	Parameter Description	Test Conditions	Am27C1024										Unit
				-100, -105	-120, -125	-150, -155	-170, -175	-200, -205	-250, -255	-300, -305	-350, -			
t _{AVQV}	t _{ACC}	Address to Output Delay	CE = OE = V _{IL}	Min.										ns
				Max.	100	120	150	170	200	250	300	350		
t _{ELQV}	t _{CE}	Chip Enable to Output Delay	OE = V _{IL}	Min.										ns
				Max.	100	120	150	170	200	250	300	350		
t _{GLQV}	t _{OE}	Output Enable to Output Delay	CE = V _{IL}	Min.										ns
				Max.	50	50	65	65	75	100	120	120		
t _{EHQZ} , t _{GHQZ}	t _{DF}	Output Enable HIGH to Output Float (Note 2)		Min.	0	0	0	0	0	0	0	0	0	ns
				Max.	50	50	50	50	60	60	60	80		
t _{AXQX}	t _{OH}	Output Hold from Addresses, CE, or OE, whichever occurred first		Min.	0	0	0	0	0	0	0	0	0	ns
				Max.	-	-	-	-	-	-	-	-		

- Notes: 1. V_{CC} must be applied simultaneously or before V_{pp}, and removed simultaneously or after V_{pp}.
 2. This parameter is only sampled and not 100% tested.
 3. **Caution:** The Am27C1024 must not be removed from, or inserted into, a socket or board when V_{pp} or V_{CC} is applied.
 4. Output Load: 1 TTL gate and C_L = 100 pF, Input Rise and Fall Times: 20 ns, Input Pulse Levels: 0.45 to 2.4 V, Timing Measurement Reference Level - Inputs: 0.8 V and 2 V
 Outputs: 0.8 V and 2 V


SWITCHING TEST CIRCUITS



TC003195

$C_L = 100$ pF including jig capacitance

SWITCHING TEST WAVEFORMS








WF008504


AC Testing: Inputs are driven at 2.4 V for a Logic "1" and 0.45 V for a logic "0". Input pulse rise and fall times are ≤ 20 ns.

SWITCHING WAVEFORMS

KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE, ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

KS000010




WF001296

Read Cycle

- Notes: 1. $\overline{OE}(G)$ may be delayed up to $t_{ACC}-t_{OE}$ after the falling edge of $\overline{OE}(E)$ without impact on t_{ACC} .
 2. t_{DF} is specified from \overline{OE} or \overline{CE} , whichever occurs first.


3

PROGRAMMING FLOW CHARTS



PF002850

Figure 1. Interactive Programming Flow Chart



10205B-008A
PF002490

Figure 2. Flashrite Programming Flow Chart for OTP EPROM

DC PROGRAMMING CHARACTERISTICS ($T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$) (Notes 1, 2, & 3).


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
I_{LI}	Input Current (All Inputs)	$V_{IN} = V_{IL}$ or V_{IH}		10.0	μA
V_{IL}	Input LOW Level (All Inputs)		-0.3	0.8	V
V_{IH}	Input HIGH Level		2.0	$V_{CC} + 0.5$	V
V_{OL}	Output LOW Voltage During Verify	$I_{OL} = 2.1 \text{ mA}$		0.45	V
V_{OH}	Output HIGH Voltage During Verify	$I_{OH} = -400 \mu\text{A}$	2.4		V
V_H	A_g Auto Select Voltage		11.5	12.5	V
I_{CC3}	V_{CC} Supply Current (Program & Verify)			50	mA
I_{PP2}	V_{PP} Supply Current (Program)	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$		50	mA
V_{CC1}	Interactive Supply Voltage		5.75	6.25	V
V_{PP1}	Interactive Programming Voltage		12.0	13.0	V
V_{CC2}	Flashrite Supply Voltage		6.00	6.50	V
V_{PP2}	Flashrite Programming Voltage		12.5	13.0	V

SWITCHING PROGRAMMING CHARACTERISTICS ($T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$) (Notes 1, 2, & 3).

Parameter Symbols		Parameter Description	Min.	Max.	Unit	
JEDEC	Standard					
t_{AVEL}	t_{AS}	Address Setup Time	2		μs	
t_{DZGL}	t_{OES}	\overline{OE} Setup Time	2		μs	
t_{DVEL}	t_{DS}	Data Setup Time	2		μs	
t_{GHAX}	t_{AH}	Address Hold Time	0		μs	
t_{EHDX}	t_{DH}	Data Hold Time	2		μs	
t_{GHQZ}	t_{DFP}	Output Enable to Output Float Delay	0	130	ns	
t_{VPS}	t_{VPS}	V_{pp} Setup Time	2		μs	
t_{ELEH1}	t_{PW}	\overline{PGM} Program Pulse Width	Flashrite	95	105	μs
			Interactive	0.45	0.55	ms
t_{ELEH2}	t_{OPW}	\overline{PGM} Overprogram Pulse Width (Interactive)	0.95	1.05	ms	
t_{VCS}	t_{VCS}	V_{CC} Setup Time	2		μs	
t_{ELPL}	t_{CES}	\overline{CE} Setup Time	2		μs	
t_{GLQV}	t_{OE}	Data Valid from \overline{OE}		150	ns	

- Notes:**
- V_{CC} must be applied simultaneously or before V_{pp} , and removed simultaneously or after V_{pp} .
 - When programming the Am27C1024, a 0.1- μF capacitor is required across V_{pp} and ground to suppress spurious voltage transients which may damage the device.
 - Programming characteristics are sampled but not 100% tested at worst-case conditions.

PROGRAMMING ALGORITHM WAVEFORMS (Notes 1 & 2)



WF000555

- Notes: 1. The input timing reference level is 0.8 for V_{IL} and 2 V for V_{IH} .
 2. t_{OE} and t_{DFP} are characteristics of the device, but must be accommodated by the programmer.