

CAT35C104/CAT35C104I

4K-Bit SERIAL E2PROM

FEATURES

- High Speed Operation: 1MHz
- Low Power CMOS Technology
- Single 5V Supply
- 256 x 16 or 512 x 8 Selectable Serial Memory
- Self-Timed Write Cycle with Auto-Clear

- Hardware and Software Write Protection
- Power-Up Inadvertant Write Protection
- 100,000 Program/Erase Cycles
- 100 Year Data Retention
- Optional High Endurance Device Available

DESCRIPTION

The CAT35C104 and CAT35C104I are 4K bit Serial E²PROM memory devices which can be configured as either 256 registers by 16 bits (ORG pin at V_{CC)} or 512 registers by 8 bits (ORG pin at GND). Each register can be written (or read) serially by using the DI (or DO) pin. The CAT35C104/CAT35C104I is manufactured using

Catalyst's advanced CMOS E²PROM floating gate technology. It is designed to endure 100,000 program/erase cycles and has a data retention of 100 years. The device is available in 8 pin DIP or SO packages.

PIN CONFIGURATION


DIP Package	SO Pac	ckage S	SO Pac	kage K
CS •1	SK 2 IG DI 3	8	CS [•1 SK [2 DI [3 DO [4	8 7 VCC 7 NC 6 7 ORG 5 GND

PIN FUNCTIONS

Pin Name	Function
cs	Chip Select
SK	Clock Input
DI	Serial Data Input
DO	Serial Data Output
Vcc	+5V Power Supply
GND	Ground
NC	No Connection
ORG	Memory Organization

Note: When the ORG pin is connected to V_{CC} , the 256 x 16 organization is selected. When it is connected to ground, the 512 x 8 organization is selected. If the ORG pin is left unconnected, then an internal pullup device will select the 256 x 16 organization.

BLOCK DIAGRAM



TD 5048

ABSOLUTE MAXIMUM RATINGS*

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Reference Test Method
N _{END} (3)	Endurance	100,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} (3)	Data Retention	100		Years	MIL-STD-883, Test Method 1008
V _{ZAP} (3)	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I _{LTH} (3)(4)	Latch-Up	100		mA	JEDEC Standard 17

D.C. OPERATING CHARACTERISTICS

CAT35C104 T_A = 0°C to +70°C, V_{CC} = +5V±10%, unless otherwise specified. CAT35C104I T_A = -40°C to +85°C, V_{CC} = +5V±10%, unless otherwise specified.

		Limits Min. Typ. Max.				
Symbol	Parameter			Units	Test Conditions	
I _{CC1}	Power Supply Current (Operating)			3	mA	DI = 0.0V, SK = 5.0V V _{CC} = 5.0V, CS = 5.0V, Output Open
lcc2	Power Supply Current (Standby)			100	μА	V _{CC} = 5.5V, CS = 0V DI = 0V SK = 0V
lu	Input Leakage Current			2	μА	V _{IN} = 0V to 5.5V
ILO	Output Leakage Current (Including ORG Pin)			10	μА	V _{OUT} = 0V to 5.5V, CS = 0V
VIH	High Level Input Voltage	2.0		Vcc + 1	V	
VIL	Low Level Input Voltage	-0.1		0.8	V	
VoH	High Level Output Voltage	2.4			V	Іон = −400μА
Vol	Low Level Output Voltage			0.4	V	l _{OL} = 2.1mA

Note:

⁽¹⁾ The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.

⁽²⁾ Output shorted for no more than one second. No more than one output shorted at a time.

⁽³⁾ This parameter is tested initially and after a design or process change that affects the parameter.

⁽⁴⁾ Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.

INSTRUCTION SET

			Add	dress Data			
Instruction	Start Bit	Opcode	512 x 8	256 x 16	512 x 8	256 x 16	Comments
READ	1	1 0	A8-A0	A7-A0			Read Address AN-A0
ERASE	1	1 1	A8–A0	A7-A0			Clear Address AN-A0
WRITE	1	0 1	A8-A0	A7-A0	D7-D0	D15-D0	Write Address AN-A0
EWEN	1	0 0	11XXXXXXX	11XXXXXX			Write Enable
EWDS	1	0 0	00XXXXXXX	00XXXXXX			Write Disable
ERAL	1	0 0	10XXXXXXX	10XXXXXX			Clear All Addresses
WRAL	1	0 0	01XXXXXXX	01XXXXXX	D7-D0	D15-D0	Write All Addresses

A.C. CHARACTERISTICS

CAT35C104 T_A = 0°C to +70°C, V_{CC} = +5V±10%, unless otherwise specified. CAT35C104I T_A = -40°C to +85°C, V_{CC} = +5V±10%, unless otherwise specified.

			Limits				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
tcss	CS Setup Time	50			ns		
tcsH	CS Hold Time	0			ns		
t _{DIS}	DI Setup Time	100			ns	C _L = 100pF	
tDIH	DI Hold Time	100			ns	$V_{OL} = 0.8V, V_{OH} = 2.0V$	
t _{PD1}	Output Delay to 1			500	ns	V _{IL} = 0.45V, V _{IH} = 2.4V	
t _{PD0}	Output Delay to 0			500	ns	1	
t _{HZ} (3)	Output Delay to High-Z			100	ns		
t _{EW}	Program/Erase Pulse Width			10	ms		
tcsmin	Minimum CS Low Time	250		•	ns		
tskhi	Minimum SK High Time	250			ns		
tsklow	Minimum SK Low time	250		-	ns		
tsv	Output Delay to Status Valid	•		500	ns	C _L = 100pF	
SK _{MAX}	Maximum Clock Frequency	DC		1	MHz		

Note:

(3) This parameter is tested initially and after a design or process change that affects the parameter.

DEVICE OPERATION

The CAT35C104/CAT35C104I is a 4096 bit nonvolatile memory intended for use with industry standard microprocessors. The CAT35C104/CAT35C104I can be organized as either 256 registers by 16 bits, or as 512 registers by 8 bits. Seven 11 bit instructions (12 bit instruction in 512 by 8 organization) control the reading, writing and erase operations of the device. The CAT35C104/CAT35C104I operates on a single 5V supply and will generate on chip, the high voltage required during any write operation.


Instructions, addresses, and write data are clocked into the DI pin on the rising edge of the clock (SK). The DO pin is normally in a high impedance state except when reading data from the device, or when checking the ready/busy status after a write operation.

The ready/busy status can be determined after a write

operation by selecting the device (CS high) and polling the DO pin; DO low indicates that the write operation is not completed, while DO high indicates that the device is ready for the next instruction. If necessary, the DO pin may be placed back into a high impedance state during chip select by shifting a dummy "1" into the DI pin. The DO pin will enter the high impedance state on the falling edge of the clock (SK). Placing the DO pin into the high impedance state is recommended in applications where the DI pin and the DO pin are to be tied together to form a common DI/O pin.


The format for all instructions sent to the CAT35C104/CAT35C104l is a logical "1" start bit, a 2 bit (or 4 bit) op code, a 8 bit address (9 bit address when organized as 512 x 8), and for write operations a 16 bit data field (8 bit data field when organized as 512 x 8).

Figure 1. Sychronous Data Timing (5)



5048 FHD F03

Figure 2. Read Instruction Timing (5)



(5) The ORG pin is used to configure the device for x8 or x16 operation. When x8 organization is selected, AN = A8 and DN = D7. When x16 organization is selected, AN = A7 and DN = D15.

At power-down, when V_{CC} falls below a threshold of approximately 3.5V, the data protection circuitry inhibits the erase and write instructions and a write disable (EWDS) is executed internally.

Read

Upon receiving a READ command and an address (clocked into the DI pin), the DO pin of the CAT35C104/ CAT35C104I will come out of the high impedance state and, after sending an initial dummy zero bit, will begin shifting out the data addressed. The output data bits will toggle on the rising edge of the SK clock and are stable after the specified time delay (tpp0 or tpp1).

Write

After receiving a WRITE command, address and the data, the CS (chip select) pin must be deselected for a

minimum of 250ns (tcsmin). The falling edge of CS will start the self clocking clear and data store cycle of the memory location specified in the instruction. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104/CAT35C104I can be determined by selecting the device and polling the DO pin. Since this device features Auto-Clear before write, it is NOT necessary to erase a memory location before the WRITE command is sent.

Erase

Upon receiving an ERASE command and address, the CS (chip select) pin must be deselected for a minimum of 250ns (tcsmin). The falling edge of CS will start the self clocking clear cycle of the memory location specified in the instruction. The clocking of the SK pin is not neces-







Figure 4. Erase Instruction Timing (5)



Note:

⁽⁵⁾ The ORG pin is used to configure the device for x8 or x16 operation. When x8 organization is selected, AN = A8 and DN = D7. When x16 organization is selected, AN = A7 and DN = D15.

sary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104/CAT35C104I can be determined by selecting the device and polling the DO pin. Once cleared, the content of a cleared location returns to a logical "1" state.

Erase/Write Enable and Disable

The CAT35C104/CAT35C104I powers up in the write disable state. Any writing after power-up or after an EWDS (write disable) instruction must first be preceded by the EWEN (write enable) instruction. Once the write instruction is enabled, it will remain enabled until power to the device is removed, or the EWDS instruction is sent. The EWDS instruction can be used to disable all CAT35C104/CAT35C104I write and clear instructions,

and will prevent any accidental writing or clearing of the device. Data can be read normally from the device regardless of the write enable/disable status.

Erase All

Upon receiving an ERAL command, the CS (chip select) pin must be deselected for a minimum of 250ns (tcsmin). The falling edge of CS will start the self clocking clear cycle of all memory locations in the device. The clocking of the SK pin is not necessary after the device has entered the self clocking mode. The ready/busy status of the CAT35C104/CAT35C104! can be determined by selecting the device and polling the DO pin. Once cleared, the contents of all memory bits return to a logical "1" state.

Figure 5. EWEN/EWDS Instruction Timing (5)





Figure 6. ERAL Instruction Timing (5)




(5) The ORG pin is used to configure the device for x8 or x16 operation. When x8 organization is selected, AN = A8 and DN = D7. When x16 organization is selected, AN = A7 and DN = D15.

Write All

Upon receiving a WRAL command and data, the CS (chip select) pin must be deselected for a minimum of 250ns (tcsmin). The falling edge of CS will start the self clocking data write to all memory locations in the device. The clocking of the SK pin is not necessary after the

device has entered the self clocking mode. The ready/ busy status of the CAT35C104/CAT35C104I can be determined by selecting the device and polling the DO pin. It IS NOT necessary for all memory locations to be cleared before the WRAL command is executed.

Figure 7. WRAL Instruction Timing (5)



Note:

⁽⁵⁾ The ORG pin is used to configure the device for x8 or x16 operation. When x8 organization is selected, AN = A8 and DN = D7. When x16 organization is selected, AN = A7 and DN = D15.

AT35C104/CAT35C1	041		