Signetics

FAST Products

FEATURES

- 5-bit address generator (32 microinstruction addressability)
- · Two subroutine branching capability
- Interrupt branching
- Cascadable for increased addressing
- Direct branching over full address range

DESCRIPTION

The 74F838 Microprogram Sequence Controller generates addresses to access instructions from a microprogram memory.

This high speed device provides an efficient means of controlling the flow through a microprgram by providing a powerful set of sequencing functions.

In addition to providing branching facility over the entire address range, the device also supports two subroutines and an interrupt level.

The 74F838 can directly address up to 32 micro-instructions: two or more of these devices may be cascaded for increased addressing. For example, two devices can address 1K and three devices can address up to 32K of program storage.

Combined with memory, the 74F838 form a powerful control section for CPUs and I/O controllers.

FAST 74F838 Microprogram Sequence Controller

Preliminary Specification

TYPE	TYPICAL IMAX	TYPICAL SUPPLY CURRENT (TOTAL)
74F838	90MHz	mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
20-Pin Plastic DIP	N74F838N
20-Pin SOL	N74F838D


The 74F838 Microprogram Sequence INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOADVALUE HIGH/LOW
JS ₀ - JS ₄	Jump state inputs	1.0/1.0	20μA/0.6mA
ЈМР	Jump input	1.0/1.0	20μA/0.6mA
SUB ₀ , SUB,	Subroutine inputs	1.0/1.0	20μA/0.6mA
ĪNT	Interrupt input	1.0/1.0	20μA/0.6mA
СР	Clock input	1.0/1.0	20μA/0.6mA
CI	Cascade In input	1.0/1.0	20μA/0.6mA
RESET	Reset input	1.0/1,0	20μA/0.6mA
PS ₀ - PS ₄	Present state outputs	150/40	3.0mA/24mA
co	Cascade Out output	150/40	3.0mA/24mA

NOTE:


One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.

PIN CONFIGURATION




March 10, 1989

LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)




FAST 74F838

PIN DESCRIPTION

PIN NO.	SYMBOL	TYPE	FUNCTION	DESCRIPTION
5 4 3 2	JS ₀ JS ₁ JS ₂ JS ₃	Input	Jump State	Address on these inputs is transferred to the PS ₀ -PS ₄ outputs if the JMP input is High or the SUB ₀ or SUB ₁ inputs change from Low-to-High. These inputs are ignored if neither of the above conditions is true.
1	JS₄			
7 8	SUB ₀ SUB ₁	Input	Subroutine	On a Low-to-High transition, the Present State address (PS $_0$ -PS $_4$) plus one is saved internally as a return address, and address on pins JS $_0$ -JS $_4$ will be transferred to the PS $_0$ -PS $_4$ outputs . On a High-to-Low transition, the saved return address state will be enabled onto the PS $_0$ -PS $_4$ outputs.
9	JMP	Input	Jump	When JMP is High, the next state address will be JS ₀ -JS ₄ .
11	ĪNĪ	Input	Interrupt	On a High-to-Low transition, the next address to appear on the PS ₀ -PS ₄ output is saved internally as a return address and PS ₀ -PS ₄ are forced to all ones. If this feature is used, a micromode jump would normally be stored at state address 11111. SUB ₀ or SUB ₁ inputs are ignored when INT is Low. On a Low-to-High transition, the saved return address state is enabled onto the PS ₀ -PS ₄ outputs.
6	CP	Input	Clock	This clock determines the sequence rate of the controller.
12	RESET	Input	Reset	When Low, all internal registers and PS ₀ -PS ₄ are set to zeros.
19	CI	Input	Cascade In	This input should be tied to V _{CC} for the least significant device. For all other devices, CI is connected to CO of the previous device.
18	со	Output	Cascade Out	This signal is connected to CI of the next device. One device permits 32 states: two devices allow 1024 states; three devices allow 32,768 states.
13	PS ₀			
14	PS ₁			
15	PS ₂	Output	Present state	The address of the present state.
16	PS ₃			
17	PS ₄			

LOGIC DIAGRAM



FAST 74F838

FUNCTION TABLE

								OUTPUTS			
		IN	PUTS			. [IN	ITERNAL	REGISTERS	OPERATING MODE
RESET	INT	JUMP	SUBo	SUB,	СР	JS	PS ₀ -PS ₄	SRA ₀	SRA,	IRA	
L	х	Х	х	Х	х	х	00000	0	0	0	Reset
H H	H	L	H or L X	H or L X	↑ ↑	x x	PS _{n+1} PS _{n+1}				Increment
Н	L H	Н	↓ X	† X	1	JS _n	JS _n				Jump
н н	H	X X X	↑ HorL	H or L ↑	† †	JS _n	JS _n JS _n	PS _{n+1}	PS _{n+1}		Subroutine Call
H H	H	L	↓ H or L	H or L	1	X X	SRA ₀ SRA ₁				Return from Subroutine
H H H H	† † † †	H X X X L		HorL HorL HorL ↑ ↑	† †	Y JS _n JS _n	11111 11111 11111 11111 11111 11111	PS _{n+1}	PS _{n+1} PS _{n+1}	PS _{n+1} JS _n JS _n JS _n JS _n SRA ₀	Interrupt Call
_н	1	L	H or L	1	1	X	11111			SRA ₁	Return from Interrupt
н н н	↑ H H H	Н Н L	H or L	X H or L ↓ ↓	† † † † †	JS _n	IRA JS _n + SRA ₀ JS _n + SRA ₁ SRA ₀ + SRA ₁ JS _n + SRA ₀ + SRA ₁				Maga
н н н	† † †	H H	↓ Hor L ↓	H or L	† † † †	JS _n JS _n JS _n	11111 11111 11111 11111			JS _n + SRA ₀ JS _n + SRA ₁ SRA ₀ + SRA ₁ JS _n + SRA ₀ + SRA ₁	lilegal


H = High voltage level. L = Low voltage level. X = Don't care.

^{1 =} High-to-Low clock transition.

⁼ Low-to-High clock transition.
H or L = Either High or Low
0 = Low output
1 = High output
To avoid timing problems INT is sampled on the falling edge of the clock and serviced on the next rising edge.

FAST 74F838

APPLICATION



As shown in Figure 1, a PROM paired with a 74F838 creates a state machine. When reset, the PS₀-PS₄ outputs are zero. The present state is decoded to generate control inputs. In this application, a PLS151 acts as the state decoder. When a state has a branch option

based on the state of a control signal, the Present is used as the address input to a multiplexer. The output of the multiplexer connects to the JUMP input of the 74F838. When the proper state is decoded, the associated control input is passed on to the JUMP

input. In this application, to allow a forced jump, D₀ is also a control input. All state changes occur on the rising edge of the Clock input. However, since the interrupt input (INT) is normally asynchronous in many applications, to avoid timing problems, INT is sampled on the falling edge of the Clock.

FAST 74F838

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _{cc}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{OUT}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state	48	mA
TA	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

			LIMITS		
SYMBOL	PARAMETER	Min	Nom	Max	UNIT
v _{cc}	Supply voltage	4.5	5.0	5.5	>
V _{IH}	High-level input voltage	2.0			٧
V _{IL}	Low-level input voltage			0.8	٧
ı _K	Input clamp current			-18	mA
Тон	High-level output current			-3	mA
loc	Low-level output current			24	mA
T _A	Operating free-air temperature range	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

SYMBOL	PARAMETER		TEST CONDITIONS ¹			Typ ²	Max	UNIT
V _{OH}	High-level output voltage		V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.5			٧
	riigii-level output voitage		V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7			V
V _{OL} Low-level output voltage		V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.35	0.50	٧	
	Low love, couper rollings		V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	٧
V _{IK}	Input clamp voltage		V _{CC} = MIN, I _I = I _{IK}			-0.73	-1.2	v
1,	Input current at maximun	input voltage	V _{CC} =MAX, V _I = 7.0V	***			100	μА
I _{IH}	High-level input current		V _{CC} =MAX, V _I = 2.7V				20	μА
IIL	Low-level input current		V _{CC} =MAX, V _I = 0.5V				-0.6	mA
los	Short circuit output curren	t ³	V _{CC} =MAX, V _O = 2.25V		-60		-150	mA
1	Supply current (total)	I _{CCH}					90	mA
'cc	Coppiy Content (total)	Iccl	V _{CC} =MAX				90	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

6-808

March 10, 1989

^{2.} All typical values are at V_{CC} = 5V, T_A = 5°C.

3. Not more than one output should be shorted at a time. For testing I_{CS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, los tests should be performed last.

FAST 74F838


AC ELECTRICAL CHARACTERISTICS

SYMBOL		TEST CONDITION	LIMITS					
	PARAMETER		$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			T _A = 0°C V _{CC} = C _L = R _L =	UNIT	
			Min	Тур	Max	Min	Max	1
f _{MAX}	Maximum clock frequency	Waveform 1	70	90				MHz
t _{PLH}	Propagation delay CP to PS _n or CO	Waveform 1						ns
t _{PHL}	Propagation delay RESET to PS _n or CO.	Waveform 2						ns

AC SETUP REQUIREMENTS

	PARAMETER	TEST CONDITION	LIMITS						
SYMBOL				T _A = +25°C V _{CC} = 5V C _L = 50pF R _L = 500Ω		V _{CC} = R _L =	UNIT		
			Min	Тур	Max	Min	Max		
t _s (H) t _s (L)	Setup time, High or Low JS _n to CP	Waveform 3						ns	
tր(H) tր(L)	Hold time, High or Low JS _n to CP	Waveform 3						ns	
t _s (H) t _s (L)	Setup time, High or Low JMP to CP	Waveform 3			-			ns	
t _ո (H) t _n (L)	Hold time, High or Low JMP to CP	Waveform 3						ns	
t _s (H) t _s (L)	Setup time, High or Low	Waveform 3						ns	
t _ր (H) t _ր (L)	Hold time, High or Low	Waveform 3						ns	
t _s (H) t _s (L)	Setup time, High or Low SUB _n to CP	Waveform 3	,					ns	
t _h (H) t _h (L)	Hold time, High or Low SUB, to CP	Waveform 3						ns	
t _s (H) t _s (L)	Setup time, High or Low CI to CP	Waveform 3						ns	
t _ր (H) t _ր (L)	Hold time, High or Low CI to CP	Waveform 3						ns	
t,(H) t,(L)	CP Pulse width, High or Low	Waveform 1						ns	
\ (L)	RESET Pulse width, Low	Waveform 2				1		ns	
t _{BEC}	Recovery Time, RESET to CP	Waveform 2						ns	

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS

