

PRELIMINARY

T-46-13-25

NMC27C128BN High Speed Version 131,072-Bit (16k x 8) One Time Programmable CMOS PROM

General Description

The NMC27C128BN is a high-speed 128k one time programmable CMOS PROM, ideally suited for applications where fast turnaround and low power consumption are important requirements.

The NMC27C128BN is designed to operate with a single $\pm 5V$ power supply with $\pm 5\%$ or $\pm 10\%$ tolerance.


The NMC27C128BN is packaged in a 28-pin dual-in-line plastic molded package without a transparent lld. This part is ideally suited for high volume production applications where cost is an important factor and programming only needs to be done once. Also the plastic molded package works well in auto insertion equipment used in automated assembly lines.

This EPROM is fabricated with National's proprietary, time proven CMOS double-poly silicon gate technology which combines high performance and high density with low power consumption and excellent reliability.

Features

- Clocked sense amps for fast access time down to 150 ns
- Low CMOS power consumption
 - Active Power: 11.0 mW max
 - Standby Power: 0.55 mW max
- Optimum EPROM for total CMOS systems
- Pin compatible with NMOS 128k EPROMs
- Fast and reliable programming—100 µs typical/byte
- Static operation—no clocks required
- TTL, CMOS compatible inputs/outputs
- TRI-STATE® output
- Manufacturer's identification code for automatic programming control
- High current CMOS level output drivers

Block Diagram



A0-A13	Addresses
Œ	Chip Enable
ÖĒ	Output Enable
00-07	Outputs
DCM	Drogram

Pin Names

TL/D/9690-1

Connection Diagram

7	۲.	Δ	6-	. 1	3	_	2	Ę
	-	4	v-	. 1	·		_	٠

27C512	27C256	27C64	27C32	27C16
27512	27256	2764	2732	2716
A15	V _{PP}	Vpp		
A12	A12	A12		
. A7	A7	A7	A7	A7
.A6	A6	A6	A6	A6
A5	A5	A5	A5	A5
A4	A4	A4	A4	A4
A3	A3	А3	A3	АЗ
A2.	A2	A2	A2	Ã2
Af	A1	A1	A1	A1
- AO	AQ	A0.	AO	A0
00	00	00	00	00
01	01	01	01	01
02	02	02	02	02
GND	GND	GND	GND	GND

	A	27
Dual-in-Line Pa	ıckage	27
Ver — 1	28 Vcc	
A12 — 2	27 — PGM	
A7 — 3	26 A13	V
A6 — 4	25 A8	1
A5 5	24 A9	1
м —] в	23 — A11	v
A3 — 7	22 — ŌĒ	(
A2 — 8	21 A10	/
A1 9	20 — CE	CE
AO — 10	19 07	1 7
00 — 11	18 06	
01 — 12	17 - 0 ₅	
O ₂ — 13	16 04	
GND 14	15 03	

	27C16 2716	27C32 2732	27C64 2764	27C256 27256	27C512 27512
Ì			Vcc	Vcc	Vcc
١			PGM	A14	A14
	Vcc	Vcc	NC	A13	A13
-	A8	A8	A8	A8	A8
	A9	A9	A9	A9	A9.
٠.	Vpp	A11	A11	A11	A11
	ŌĒ	OE/V _{PP}	ŌĒ.	ŌΕ	ÖE/V _{PP}
	A10	A10	A10	A10	A10
	CE/PGM	CE	CE	CE/PGM	CE
	07	07	07	07	07
	O ₆	06	06	O ₆	06
	05	. O ₅	05	05	05
·	04	04	O ₄	04	04
: '	O ₃	03	O ₃	03	O ₃

TL/D/9690-2

Note: Socket compatible EPROM pin configurations are shown in the blocks adjacent to the NMC27C128BN pins.

Order Number NMC27C128BN See NS Package Number N28B

Commercial Temp Range (0°C to +70°C) VCC = 5V ±5%

Parameter/Order Number	Access Time (ns)		
NMC27C128BN15	150		
NMC27C128BN20	200		
NMC27C128BN25	250		

Commercial Temp Range (0°C to ± 70 °C) V_{CC} = 5V $\pm 10\%$

	¥66 4	1 = 10.0
Г	Parameter/Order Number	Access Time (ns)
Г	NMC27C128BN150	150
Г	NMC27C128BN200	200
	NMC27C128BN250	250

For non-commercial temperature range parts, call the factory.



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Blas

-10°C to +80°C

Storage Temperature

-65°C to +150°C

All Input Voltages except A9 with

Respect to Ground (Note 10)

 \pm 6.5V to - 0.6V

All Output Voltages with

Respect to Ground (Note 10) V_{CC}+ 1.0V to GND-0.6V

VPP Supply Voltage and A9

with Respect to Ground

During Programming

+ 14.0V to -0.6V

T-46-13-25

V_{CC} Supply Voltage with Respect to Ground

+7.0V to -6.0V

Power Dissipation

1.0W

Lead Temperature (Soldering, 10 sec.)

300°C

ESD Rating

(Mil Spec 883C, Method 3015.2)

2000V

Operating Conditions (Note 7)

Temperature Range

0°C to +70°C

+5V ±10%

V_{CC} Power Supply NMC27C128BN150, 200, 250 NMC27C128BN15, 20, 25

+5V ±5%

READ OPERATION

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
l _{LI}	Input Load Current	V _{IN} = V _{CC} or GND		0,01	1	μΑ
lo	Output Leakage Current	V _{OUT} = V _{CC} or GND, $\overline{\text{CE}}$ = V _{IH}		0.01	1	μΑ
Icc1 (Note 9)	V _{CC} Current (Active) TTL Inputs	$\overline{CE} = V_{IL}$, $f = 5$ MHz Inputs = V_{IH} or V_{IL} , $I/O = 0$ mA		10	30	mA
I _{CC2} (Note 9)	V _{CC} Current (Active) CMOS (nputs	CE = GND, f = 5 MHz Inputs = V _{CC} or GND, I/O = 0 mA		8	20	mA
Іссяві	V _{CC} Current (Standby) TTL Inputs	CE = VIH		0.1	1	mA
ICCSB2	V _{CC} Current (Standby) CMOS Inputs	CE = V _{CC}		0.5	100	μА
Ірр	V _{PP} Load Current	V _{PP} = V _{CC}		$T_{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline{\underline$	10	μΑ
V _{IL}	Input Low Voltage		-0.2		0.8	V
VIH	Input High Voltage		2.0		V _{CC} + 1	٧
V _{OL1}	Output Low Voltage	I _{OL} = 2.1 mA		1.	0,40	V
V _{OH1}	Output High Voltage	I _{OH} = -2.5 mA	3.5			٧
V _{OL2}	Output Low Voltage	I _{OL} = 10 μA			0.1	· v
V _{OH2}	Output High Voltage	$I_{OH} = -10 \mu\text{A}$	V _{CC} - 0.1			V

AC Electrical Characteristics

			NMC27C128B						
Symbol Pa	Parameter	Conditions	N15,	N15, N150		N200	N25, N250		Units
			Min	Max	Min:	Max	Min	Max	
†ACC .	Address to Output Delay	CE = OE = V _{IL} PGM = V _{IH}		150		200		250	ns
tCE	CE to Output Delay	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$		150		200		250	ns
toe	OE to Output Delay	CE = VIL, PGM = VIH	1.	60		75		100	ns
tor	OE High to Output Float	$\overline{CE} = V_{IL}, \overline{PGM} = V_{IH}$	0	50	- 0	55	0	60	ns
tCF	CE High to Output Float	$\overline{OE} = V_{IL}, \overline{PGM} = V_{IH}$	0	50	0	55	0	60	ns
tон	Output Hold from Addresses, CE or OE, Whichever Occurred First	CE = OE = V _{IL} PGM = V _{IH}	0		0		0		ns

T-46-13-25

	ŀ
	İ
	I

Capacitance $T_A = \pm 25^{\circ}C$, f = 1 MHz (Note 2)

Symbol	Parameter	Conditions	Тур	Max	Units
CIN	Input Capacitance	$V_{IN} = 0V$	5	10	pF
Cour	Output Capacitance	V _{OUT} = 0V	8	10	pF

AC Test Conditions

Output Load

1 TTL Gate and C_L = 100 pF (Note 8) Timing Measurement Reference Level

Inputs Outputs

37E D


0.8V and 2V

Input Rise and Fall Times Input Pulse Levels

≤5 ns 0.45V to 2.4V

0.8V and 2V

AC Waveforms (Notes 6, 7 & 9)



TL/D/9690-3

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: OE may be delayed up to face - toe after the falling edge of CE without impacting face-

Note 4; The top and top compare level is determined as follows: High to TRI-STATE, the measured V_{OH1} (DC) — 0.10V; Low to TRI-STATE, the measured V_{OL1} (DC) + 0.10V.

Note 5: TRI-STATE may be attained using OE or CE.

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between Vcc and GND.

Note 7: The outputs must be restricted to V_{CC} + 1.0V to avoid latch-up and device damage.

Note 8: 1 TTL Gate: I_{OL} = 1.6 mA, I_{OH} = $-400~\mu$ A. C_L : 100 pF includes fixture capacitance.


Note 9: Vpp may be connected to Vcc except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns max.

	nming Characteristics (Notes		T		13-25		
Symbol	Parameter	Conditions	Min	Тур	Max	Unite	
l _{AS}	Address Setup Time		1 1			μs	
toes	OE Setup Time	<u></u> -	1.			μs	
CES	CE Setup Time	OE = V _{IH}	1 1		<u> </u>	μs	
t _{DS}	Data Setup Time	 	1		24	μs	
typs	V _{PP} Setup Time		1 .			μs	
tycs	V _{CC} Setup Time		1			μs	
t _{AH}	Address Hold Time		0			μs	
t _{DH}	Data Hold Time		1			μs	
tor	Output Enable to Output Float Delay	CE = V _{IL}	0		60	ns	
tpw	Program Pulse Width		95	100	105	μs	
toe .	Data Valid from OE	CE = VIL			100	ns	
ĺрр	Vpp Supply Current During Programming Pulse	CE = V _{IL} PGM = V _{IL}		•	30	mA	
lco	V _{CC} Supply Current				10	mA	
TA	Temperature Ambient	4.	20	25	30	°C	
Vcc	Power Supply Voltage		6.0	6.25	6.5	V	
V _{PP}	Programming Supply Voltage		12.5	12.75	13.0	V	
tra	Input Rise, Fall Time		5			ns	
V _{IL}	Input Low Voltage			0.0	0,45	V	
ViH	Input High Voltage		2.4 .	4.0		V	
tin	Input Timing Reference Voltage		0,8	1,5	2.0	V	
оит	Output Timing Reference Voltage		0.8	1.5	2.0	V	

Programming Waveforms (Note 3)

T-46-13-25




TL/D/9690-4


Note 1: National's standard product warranty applies only to devices programmed to specifications described herein.

Note 2: VCC must be applied simultaneously or before Vpp and removed simultaneously or after Vpp. The EPROM must not be inserted into or removed from a board with voltage applied to Vpp or VCC.

Note 3: The maximum absolute allowable voltage which may be applied to the Vpp pin during programming is 14V. Care must be taken when switching the Vpp supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 µF capacitor is required across Vpp, Vcc to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the fast Program Algorithm, at typical power supply voltages and timings.





1

Functional Description

DEVICE OPERATION

The six modes of operation of the NMC27C128BN are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and V_{PP} . The V_{PP} power supply must be at 12.75V during the three programming modes, and must be at V_{CC} in the other three modes. The V_{CC} power supply must be at 6.25V during the three programming modes, and at 5V in the other three modes.

Read Mode

The NMC27C128BN has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. The programming pin ($\overline{\text{PGM}}$) should be at V_{IH} except during programming. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least t_{ACC} –toe.

The sense amps are clocked for fast access time. V_{CC} should therefore be maintained at operating voltage during read and verify. If V_{CC} temporarily drops below the spec. voltage (but not to ground) an address transition must be performed after the drop to insure proper output data.

Standby Mode

The NMC27C128BN has a standby mode which reduces the active power dissipation over 99%, from 110 mW to 0.55 mW. The NMC27C128BN is placed in the standby mode by applying a CMOS high signal to the CE input. When in standby mode, the outputs are in a high impedance state, independent of the OE input.

Output OR-Tying

Because NMC27C128BNs are usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections, The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

T-46-13-25

To most efficiently use these two control lines, it is recommended that \overline{CE} (pin 20) be decoded and used as the primary device selecting function, while \overline{OE} (pin 22) be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on pin 1 (Vpp) will damage the NMC27C128BN.

Initially, and after each erasure, all bits of the NMC27C128BN are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be presented in the data word.

The NMC27C128BN is in the programming mode when the Vpp power supply is at 12.75V and \overline{OE} is at V_{IH} . It is required that at least a 0.1 μ F capacitor be placed across Vpp, V_{CC} to ground to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

For programming, \overline{CE} should be kept TTL low at all times while V_{PP} is kept at 12.75V.

When the address and data are stable, an active low TTL program pulse is applied to the PGM input. A program pulse must be applied at each address location to be programmed. The NMC27C128BN is programmed with the Fast Programming Algorithm shown in Figure 1. Each Address is programmed with a series of 100 µs pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will Program with a single 100 µs pulse.

Note: Some programmer manufacturers due to equipment limitation may offer interactive program Algorithm (Shown in Figure 2).

The NMC27C128BN must not be programmed with a DC signal applied to the $\overline{\text{PGM}}$ input.

Programming multiple NMC27C128BNs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled NMC27C128BNs may be connected together when they are programmed with the same data. A low level TTL pulse applied to the \overline{PGM} input programs the paralleled NMC27C128BNs.

TABLE I. Mode Selection

Pins Mode	CE	ŌĒ	PGM	Vpp	Vcc	Outputs (11–13, 15–19)	
	(20)	(22)	(27)	(1)	(28)		
Read	ead V _{IL}		V _{IĤ}	Vco	5V	D _{OUT}	
Standby	V _{IH}	Don't Care	Don't Care	Vcc	5V	HI-Z	
Output Disable	Don't Care	V _{IH}	V _{IH}	Vcc	5V	Hi-Z	
Program	V _{IL}	V _{IH}	V _{IL}	12.75V	6.25V	D _{IN}	
Program Verify	VIL	V _{IL}	V _{IH}	12.75V	6.25V	D _{OUT}	
Program Inhibit	VIH	Don't Care	Don't Care	12.75V	6.25V	HI-Z	

Functional Description (Continued)

The NMC27C128BN is packaged in a plastic molded package which does not have a transparent lid. Therefore the memory cannot be erased. This means that after a user has programmed a memory cell to a "0" it cannot be changed back to a "1".

If an application requires erasing and reprogramming, the NMC27C128BQ UV Erasable PROM in a windowed package should be used.

Program Inhibit

Programming multiple NMC27C128BNs in parallel with different data is also easily accomplished. Except for $\overline{\text{CE}}$ all like inputs (including $\overline{\text{OE}}$ and $\overline{\text{PGM}}$) of the parallel NMC27C128BNs may be common. A TTL low level program pulse applied to an NMC27C128BNs $\overline{\text{PGM}}$ input with $\overline{\text{CE}}$ at V_{IL} and V_{PP} at 12.75V will program that NMC27C128BNs. A TTL high level $\overline{\text{CE}}$ input inhibits the other NMC27C128BNs from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 12.75V (V_{PP} must be at V_{CO}) except during programming and program verify.

MANUFACTURER'S IDENTIFICATION CODE

The NMC27C128BN has a manufacturer's identification code to aid in programming. The code, shown in Table II, is two bytes wide and is stored in a ROM configuration on the chip. It identifies the manufacturer and the device type. The code for the NMC27C128BN is "8F83", where "8F" designates that it is made by National Semiconductor, and "83" designates a 128k part.

T-46-13-25

The code is accessed by applying 12.0V ± 0.5 V to address pin A9. Addresses A1-A8, A10-A13, $\overline{\text{CE}}$, and $\overline{\text{OE}}$ are held at V_{IL}. Address A0 is held at V_{IL} for the manufacturer's code, and at V_{IH} for the device code. The code is read out on the 8 data pins. Proper code access is only guaranteed at 25°C ± 5 °C.

The primary purpose of the manufacturer's identification code is automatic programming control. When the device is inserted in a EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, ICC, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 µF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 µF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

TABLE II. Manufacturer's Identification Code

Pins	A ₀ (10)	0 ₇ (19)	0 ₆ (18)	0 ₅ (17)	0 ₄ (16)	0 ₃ (15)	0 ₂ (13)	0 ₁ (12)	0 ₀ (11)	Hex Data
Manufacturer Code	V _{IL}	1	0	0	0	1	1	1	1	8F
Device Code	V _{IH}	1	0	0	0	0	0	1	1	83



