Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

RENESAS

mos integrated circuit $\mu PD78P098A$

8-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD78P098A is a member of the μ PD78098 subseries of the 78K/0 series products, in which the onchip mask ROM of the μ PD78098A is replaced with one-time PROM.

Because a program can be written by the user, the μ PD78P098A is ideal for evaluation of a system under development, small-scale production of a variety of systems, and early start of production of a system.

The functions are explained in detail in the following manuals. Be sure to read these manuals when designing your system.

 $\mu \text{PD78098}$ Subseries User's Manual : IEU-1381 78K/0 Series User's Manual - Instruction: U12326E

FEATURES

- Pin-compatible with mask ROM model (except VPP pin)
- Internal PROM: 60K bytes^{Note 1}
- Internal high-speed RAM : 1024 bytes
- Buffer RAM : 32 bytes
- Internal expansion RAM : 2048 bytes^{Note 2}
- Operating voltage same as mask ROM model (VDD = 2.7 to 5.5 V)
- Supports QTOP[™] microcontroller
- Notes 1. The internal PROM capacity can be changed by using the memory size select register(IMS).
 - 2. Internal expansion RAM capacity can be changed by using the internal expansion RAM size select register(IXS).
- **Remark** "QTOP microcontroller" is a generic name for one-time PROM-containing microcontrollers totally supported by NEC's writing service (writing, marking, screening, and inspection).

- The μ PD78P098A differs from the mask ROM model in the following points: -

- The memory can be mapped in the same manner as the mask ROM model by using the memory size select register(IMS) and internal expansion RAM size select register(IXS).
- The P60 through P63 pins are not provided with pull-up resistors.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

ORDERING INFORMATION

Part Number


★

Package

 μ PD78P098AGC-8BT 80-pin plastic QFP (14 × 14)

★ 78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries names.



Remark VFD (Vacuum Fluorescent Display) is referred to as FIP[™] (Fluorescent Indicator Panel) in some documents, but the functions of the two are the same.

The major functional differences among the subseries are shown below.

	Function	ROM		Tin	ner		8-Bit	10-Bit	8-Bit	Serial Interface	I/O	VDD MIN.	External
Subseries	Name	Capacity (Bytes)	8-Bit	16-Bit	Watch	WDT	A/D	A/D	D/A			Value	Expansion
Control	μPD78075B	32 K to 40 K	4 ch	1 ch	1 ch	1 ch	8 ch	-	2 ch	3 ch (UART: 1 ch)	88	1.8 V	\checkmark
	µPD78078	48 K to 60 K											
	μPD78070A	_									61	2.7 V	
	µPD780058	24 K to 60 K	2 ch							3 ch (time-division UART: 1 ch)	68	1.8 V	
	μ PD78058F	48 K to 60 K								3 ch (UART: 1 ch)	69	2.7 V	
	μPD78054	16 K to 60 K										2.0 V	
	µPD780065	40 K to 48 K							-	4 ch (UART: 1 ch)	60	2.7 V	
	µPD780078	48 K to 60 K		2 ch			-	8 ch		3 ch (UART: 2 ch)	52	1.8 V	
	μPD780034A	8 K to 32 K		1 ch						3 ch (UART: 1 ch)	51		
	μPD780024A						8 ch	-					
	μPD78014H									2 ch	53		
	μ PD78018F	8 K to 60 K											
	µPD78083	8 K to 16 K		Ι	-					1 ch (UART: 1 ch)	33		-
Inverter control	μPD780988	16 K to 60 K	3 ch	Note	-	1 ch	-	8 ch	-	3 ch (UART: 2 ch)	47	4.0 V	\checkmark
VFD	µPD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	-	-	2 ch	74	2.7 V	-
drive	µPD780232	16 K to 24 K	3 ch	Ι	-		4 ch				40	4.5 V	
	μPD78044H	32 K to 48 K	2 ch	1 ch	1 ch		8 ch			1 ch	68	2.7 V	
	μ PD78044F	16 K to 40 K								2 ch			
LCD	µPD780338	48 K to 60 K	3 ch	2 ch	1 ch	1 ch	-	10 ch	1 ch	2 ch (UART: 1 ch)	54	1.8 V	-
drive	µPD780328										62		
	µPD780318										70		
	µPD780308	48 K to 60 K	2 ch	1 ch			8 ch	-	-	3 ch (time-division UART: 1 ch)	57	2.0 V	
	μPD78064B	32 K								2 ch (UART: 1 ch)			
	μPD78064	16 K to 32 K											
Bus	µPD780948	60 K	2 ch	2 ch	1 ch	1 ch	8 ch	-	-	3 ch (UART: 1 ch)	79	4.0 V	\checkmark
interface supported	μPD78098B	40 K to 60 K		1 ch					2 ch		69	2.7 V	_
	µPD780816	32 K to 64 K		2 ch			12 ch		_	2 ch (UART: 1 ch)	46	4.0 V	
Meter control	μPD780958	48 K to 60 K	4 ch	2 ch	-	1 ch	-	-	-	2 ch (UART: 1 ch)	69	2.2 V	_
Dash	µPD780852	32 K to 40 K	3 ch	1 ch	1 ch	1 ch	5 ch	_	-	3 ch (UART: 1 ch)	56	4.0 V	_
board control	μPD780828B	32 K to 60 K								2 ch (UART: 1 ch)	59		

Note 16-bit timer: 2 channels

10-bit timer: 1 channel

Functional Outline

	Item	Function			
Internal mem	ory	PROM : 60K bytes ^{Note 1}			
		• RAM			
		Internal high-speed RAM : 1024 bytes			
		Buffer RAM : 32 bytes			
		Internal expansion RAM : 2048 bytes ^{Note 2}			
Memory space	ce	64K bytes			
General-purp	oose register	8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks)			
Instruction		Variable instruction execution time			
cycle	With main system clock	0.5 μs/1.0 μs/2.0 μs/4.0 μs/8.0 μs/16.0 μs (at 6.0 MHz)			
	With subsystem clock	122 μs (at 32.768 kHz)			
Instruction se	et•	16-bit operation			
		Multiplication/division (8 bits × 8 bits, 16 bits ÷ 8 bits)			
		Bit manipulation (set, reset, test, Boolean operation)			
		BCD adjustment, etc.			
I/O port		Total : 69			
		CMOS input : 2			
		• CMOS I/O : 63			
		N-ch open-drain I/O : 4			
IEBus contro	ller	Effective transmission rate: 3.9 kbps/17 kbps/26 kbps			
A/D converte	r	8-bit resolution \times 8 channels			
D/A converte	r	8-bit resolution × 2 channels			
Serial interfa	се	3-line/SBI/2-line mode selectable : 1 channel			
		3-line mode (with function to automatically transfer/			
		receive 32 bytes max.) : 1 channel			
		3-line/UART mode selectable : 1 channel			
Timer		16-bit timer/event counter : 1 channel			
		8-bit timer/event counter : 2 channels			
		Watch timer : 1 channel			
		Watchdog timer : 1 channel			
Timer output		3 (14-bit PWM output: 1)			
Clock output		15.6 kHz, 31.3 kHz, 62.5 kHz, 125 kHz, 250 kHz, 500 kHz, 1.0 MHz, 2.0 MHz,			
		4.0 MHz (with 6.0-MHz main system clock)			
		32.768 kHz (with 32.768-kHz subsystem clock)			
Buzzer outpu	ut	977 Hz, 1.95 kHz, 3.9 kHz, 7.8 kHz (with 6.0-MHz main system clock)			

Notes 1. The internal PROM capacity can be changed by using the memory size select register (IMS).


2. 0 or 2048 bytes can be selected by using the internal expansion RAM size select register (IXS).

		Item	Function
	Vector Maskable interrupt		Internal: 14, external: 7
	interrupt	Non-maskable interrupt	Internal: 1
		Software interrupt	1
	Test input		Internal: 1, external: 1
	Operating voltage		V _{DD} = 2.7 to 5.5 V
*	Package		• 80-pin plastic QFP (14 \times 14)

PIN CONFIGURATION (Top View)

(1) Normal operation mode

• 80-pin plastic QFP (14 \times 14) μ PD78P098AGC-8BT




Cautions 1. Directly connect the VPP pin to Vss.

- 2. Connect the AVDD pin to VDD.
- 3. Connect the AVss pin to Vss.

P00-P07 :	Port0	RX	:	Receive Data (IEBus Controller)
P10-P17 :	Port1	TX	:	Transmit Data (IEBus Controller)
P20-P27 :	Port2	PCL	:	Programmable Clock
P30-P37 :	Port3	BUZ	:	Buzzer Clock
P40-P47 :	Port4	STB	:	Strobe
P50-P57 :	Port5	BUSY	:	Busy
P60-P67 :	Port6	AD0-AD7	:	Address/Data Bus
P70-P72 :	Port7	A8-A15	:	Address Bus
P120-P127 :	Port12	RD	:	Read Strobe
P130, P131 :	Port13	WR	:	Write Strobe
RTP0-RTP7 :	Real-Time Output Port	WAIT	:	Wait
INTP0-INTP6 :	Interrupt from Peripherals	ASTB	:	Address Strobe
TI00, TI01 :	Timer Input	X1, X2	:	Crystal (Main System Clock)
TI1, TI2 :	Timer Input	XT1, XT2	:	Crystal (Subsystem Clock)
TO0-TO2 :	Timer Output	RESET	:	Reset
SB0, SB1 :	Serial Bus	ANIO-ANI7	:	Analog Input
SI0-SI2 :	Serial Input	ANO0, ANO1	:	Analog Output
SO0-SO2 :	Serial Output	AVDD	:	Analog Power Supply
SCK0-SCK2 :	Serial Clock	AVss	:	Analog Ground
RxD :	Receive Data (UART)	AVREF0, 1	:	Analog Reference Voltage
TxD :	Transmit Data (UART)	Vdd	:	Power Supply
ASCK :	Asynchronous Serial Clock	Vpp	:	Programming Power Supply
		Vss	:	Ground

★

- (2) PROM programming mode
 - 80-pin plastic QFP (14 \times 14) μ PD78P098AGC-8BT



Cautions 1. (L) : Individually connect these pins to Vss via a pull-down resistor.

- 2. Vss : Connect this pin to ground.
- 3. $\overline{\text{RESET}}$: Keep this pin to the low level.
- 4. Open : Connect nothing to these pins.

A0-A16	:	Address Bus	RESET	:	Reset
D0-D7	:	Data Bus	Vdd	:	Poewr Supply
CE	:	Chip Enable	Vpp	:	Programming Power Supply
ŌĒ	:	Output Enable	Vss	:	Ground
PGM	:	program			

BLOCK DIAGRAM




TABLE OF CONTENTS

1.	DIFFERENCES BETWEEN μ PD78P098A AND MASK ROM MODEL	12
2.	PIN FUNCTIONS	
	2.1 Pins in Normal Operation Mode	
	2.2 Pins in PROM Programming Mode	
	2.3 Pin I/O Circuits and Handling of Unused Pins	17
3.	MEMORY SIZE SELECT REGISTER (IMS)	21
4.	INTERNAL EXPANSION RAM SIZE SELECT REGISTER (IXS)	22
5.	PROM PROGRAMMING	23
	5.1 Operation Modes	23
	5.2 PROM Writing Procedure	25
	5.3 PROM Read Procedure	29
6.	SCREENING OF ONE-TIME PROM MODEL	30
7.	ELECTRICAL SPECIFICATIONS	31
8.	PACKAGE DRAWINGS	65
_		
9.	RECOMMENDED SOLDERING CONDITIONS	56
	PENDIX A. DEVELOPMENT TOOLS	67
AP	PENDIX B. RELATED DOCUMENTS	71

 \star

1. DIFFERENCES BETWEEN μ PD78P098A AND MASK ROM MODEL

 The μPD78P098A is provided with a one-time PROM to which a program can be written only once. The functions of the μPD78P098A, except the PROM specification and the mask option of P60 through P63 pins, can be set to be the same as those of the mask ROM model by using the memory size select register and internal expansion RAM size select register.

Table 1-1 shows the differences between the μ PD78P098A and mask ROM model.

Table 1-1. Differences between μ PD78P098A and Mask ROM Model

Item	μPD78P098A	Mask ROM Model	
IC pin	Not provided	Provided	
VPP pin	Provided	Not provided	
Mask option of P60-P63 pins	Pull-up resistor not provided Pull-up resistor can be provid mask option		

Cautions 1. The internal ROM capacity of the μ PD78P098A can be changed by using the memory size select register. The internal PROM capacity is set to 60K bytes at RESET.

2. The internal expansion RAM capacity of the μ PD78P098A can be changed by using the internal expansion RAM size select register.

The internal expansion RAM capacity is set to 2K bytes at RESET.

2. PIN FUNCTIONS

2.1 Pins in Normal Operation Mode

(1) Port pins (1/2)

Pin Name	I/O		Function	At Reset	Shared with:
P00	Input	Port 0.	Input only	Input	INTP0/TI00
P01	I/O	8-bit I/O port	Can be set in input or output mode in 1-bit	Input	INTP1/TI01
P02]		units.		INTP2
P03			When used as an input port, a pull-up		INTP3
P04			resistor can be connected via software.		INTP4
P05					INTP5
P06					INTP6
P07 ^{Note 1}	Input		Input only	Input	XT1
P10-P17	I/O	Port 1.		Input	ANI0-ANI7
		8-bit I/O port.			
		Can be set in input or	output mode in 1-bit units.		
		When used as an inpu	t port, a pull-up resistor can be connected		
		via software. Note 2			
P20	I/O	Port 2.		Input	SI1
P21		8-bit I/O port.			SO1
P22		Can be set in input or	output mode in 1-bit units.		SCK1
P23		When used as an inpu	t port, a pull-up resistor can be connected		STB
P24		via software.			BUSY
P25					SI0/SB0
P26					SO0/SB1
P27]				SCK0
P30	I/O	Port 3.		Input	ТО0
P31]	8-bit I/O port.			T01
P32]	Can be set in input or	output mode in 1-bit units.		TO2
P33		When used as an inpu	t port, a pull-up resistor can be connected		TI1
P34		via software.			TI2
P35					PCL
P36	1				BUZ
P37	1				-

Notes 1. When using the P07/XT1 pin as an input port pin, set bit 6 (FRC) of the processor clock control register to 1 and do not use the feedback resistor of the subsystem clock oscillation circuit.

2. When using the P10/ANI0 through P17/ANI7 pins as analog input pins of the A/D converter, the pull-up resistors are automatically disconnected.

(1) Port pins (2/2)

Pin Name	I/O		Function	At Reset	Shared with:
P40-P47	I/O	Port 4.		Input	AD0-AD7
		8-bit I/O port.			
		Can be set in input or	output mode in 8-bit units.		
		When used as an inpu	t port, a pull-up resistor can be connected		
		via software.			
		Test input flag (KRIF) i	is set to 1 at falling edge of this port.		
P50-P57	I/O	Port 5.		Input	A8-A15
		8-bit I/O port.			
		Can directly drive LED			
		Can be set in input or	output mode in 1-bit units.		
		When used as an inpu	t port, a pull-up resistor can be connected		
		via software.			
P60	I/O	Port 6.	N-ch open-drain I/O port.	Input	_
P61		8-bit I/O port.	Can directly drive LED.		
P62		Can be set in input or			
P63		output mode in 1-bit			
P64		units.	When used as an input port, a pull-up Input	Input	RD
P65			resistor can be connected via software.		WR
P66					WAIT
P67					ASTB
P70	I/O	Port 7.		Input	SI2/RxD
P71		3-bit I/O port.			SO2/TxD
P72		Can be set in input or	output mode in 1-bit units.		SCK2/ASCK
		When used as an inpu	t port, a pull-up resistor can be connected		
		via software.			
P120-P123	I/O	Port 12.		Input	RTP0-RTP3
P124		8-bit I/O port.			RTP4/TX
P125		Can be set in input or	output mode in 1-bit units.		RTP5/RX
P126, P127		When used as an inpu	t port, a pull-up resistor can be connected		RTP6, RTP7
		via software.			
P130, P131	I/O	Port 13.		Input	ANO0, ANO1
		2-bit I/O port.			
		Can be set in input or	output mode in 1-bit units.		
		When used as an inpu	t port, a pull-up resistor can be connected		
		via software.			

(2) Pins other than port pins (1/2)

Pin Name	I/O	Function	At Reset	Shared with:
INTP0	Input	External interrupt input whose valid edge can be specified (rising	Input	P00/TI00
INTP1		edge, falling edge, and both rising and falling edges).		P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial data input to serial interface.	Input	P25/SB0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial data output from serial interface.	Input	P26/SB1
SO1				P21
SO2				P71/TxD
SB0	I/O	Serial data input/output of serial interface.	Input	P25/SI0
SB1				P26/SO0
SCK0	I/O	Serial clock input/output of serial interface.	Input	P27
SCK1				P22
SCK2				P72/ASCK
STB	Output	Strobe signal output for serial interface automatic transmission/reception.	Input	P23
BUSY	Input	Busy input for serial interface automatic transmission/reception.	Input	P24
RxD	Input	Serial data input to asynchronous serial interface.	Input	P70/SI2
TxD	Output	Serial data output from asynchronous serial interface.	Input	P71/SO2
ASCK	Input	Serial clock input to asynchronous serial interface.	Input	P72/SCK2
T100	Input	External count clock input to 16-bit timer (TM0).	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00).		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1).		P33
TI2		External count clock input to 8-bit timer (TM2).		P34
TO0	Output	16-bit timer output (shared with 14-bit PWM output).	Input	P30
TO1		8-bit timer output (TM1).		P31
TO2		8-bit timer output (TM2)		P32
PCL	Output	Clock output (for trimming of main system clock and subsystem	Input	P35
		clock)		
BUZ	Output	Buzzer output	Input	P36
RTP0-RTP3	Output	Real-time output port outputting data in synchronization with	Input	P120-P123
RTP4		trigger.		P124/TX
RTP5				P125/RX
RTP6, RTP7				P126, P127
TX	Output	Data output for IEBus controller.	Input	P124/RTP4
RX	Input	Data input for IEBus controller.	Input	P125/RTP5

(2) Pins other than port pins (2/2)

Pin Name	I/O	Function	At Reset	Shared with:
AD0-AD7	I/O	Low-order address/data bus when external memory is connected.	Input	P40-P47
A8-A15	Output	High-order address bus when external memory is connected.	Input	P50-P57
RD	Output	Strobe signal output for read operation on external memory.	Input	P64
WR		Strobe signal output for write operation on external memory.	Input	P65
WAIT	Input	Wait state insertion for external memory access.	Input	P66
ASTB	Output	Strobe output to externally latch address information output to	Input	P67
		ports 4 and 5 to access external memory.		
ANIO-ANI7	Input	Analog input of A/D converter.	Input	P10-P17
ANO0, ANO1	Output	Analog output of D/A converter.	Input	P130, P131
AV _{REF0}	Input	Reference voltage input of A/D converter.	-	-
AV _{REF1}	Input	Reference voltage input of D/A converter.	-	-
AVDD	-	Analog power supply of A/D converter. Connected to $V_{\text{DD}}.$	-	-
AVss	_	Ground of A/D converter. Connected to Vss.	-	-
RESET	Input	System reset input.	-	-
X1	Input	Crystal connection for main system clock oscillation.	-	-
X2	—		-	-
XT1	Input	Crystal connection for subsystem clock oscillation.	Input	P07
XT2	-		-	-
VDD	-	Positive power supply.	-	-
Vpp	-	High-voltage application for program write/verify. Directly	-	-
		connected to Vss in normal operation mode.		
Vss	-	Ground.	-	-

2.2 Pins in PROM Programming Mode

Pin Name	I/O	Function
RESET	Input	PROM programming mode setting.
		When +5 V or +12.5 V is applied to the V_{PP} pin, and low level is applied to the $\overrightarrow{\text{RESET}}$ pin, PROM
		programming mode is set.
Vpp	Input	PROM programming mode setting and high voltage application for program write/verify.
A0-A16	Input	Address bus.
D0-D7	I/O	Data bus.
CE	Input	PROM enable input/program pulse input.
ŌĒ	Input	Read strobe input to PROM.
PGM	Input	Program/program inhibit input in PROM programming mode.
Vdd	-	Positive power supply.
Vss	-	Ground.

2.3 Pin I/O Circuits and Handling of Unused Pins

Table 2-1 shows the types of the I/O circuits for the various pins and handling of unused pins. For the configuration of the various I/O circuits, refer to Figure 2-1.

Pin Name	I/O Circuit Type	I/O	Recommended Connection When Not Used
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-A	I/O	Individually connect to Vss via resistor.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P06/INTP6			
P07/XT1	16	Input	Connect to VDD or Vss.
P10/ANI0-P17/ANI7	11	I/O	Individually connect to VDD or Vss via resistor.
P20/SI1	8-A		
P21/SO1	5-A		
P22/SCK1	8-A	-	
P23/STB	5-A	-	
P24/BUSY	8-A	-	
P25/SI0/SB0	10-A	-	
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-A	-	
P31/TO1			
P32/TO2			
P33/TI1	8-A	-	
P34/TI2			
P35/PCL	5-A	-	
P36/BUZ			
P37			
P40/AD0-P47/AD7	5-E		Individually connect to VDD via resistor.
P50/A8-P57/A15	5-A	-	Individually connect to VDD or Vss via resistor.
P60-P63	13-D		Individually connect to VDD via resistor.
P64/RD	5-A		Individually connect to VDD or Vss via resistor.
P65/WR			
P66/WAIT			
P67/ASTB			

Table 2-1. I/O Circuit Type of Each Pin (1/2)

Pin Name	I/O Circuit Type	I/O	Recommended Connection When Not Used
P70/SI2/RxD	8-A	I/O	Individually connect to V_{DD} or V_{SS} via resistor.
P71/SO2/TxD	5-A		
P72/SCK2/ASCK	8-A		
P120/RTP0-P123/RTP3	5-A		
P124/RTP4/TX			
P125/RTP5/RX			
P126/RTP6, P127/RTP7			
P130/ANO0, P131/ANO1	12-A		Individually connect to Vss via resistor.
RESET	2	Input	_
XT2	16	-	Open
AVREFO	_		Connect to Vss.
AV _{REF1}			Connect to VDD.
AVDD			
AVss			Connect to Vss.
Vpp			Directly connect to Vss.

Table 2-1. I/O Circuit Type of Each Pin (2/2)




Figure 2-1. I/O Circuits of Pins (1/2)




Figure 2-1. I/O Circuits of Pins (2/2)

3. MEMORY SIZE SELECT REGISTER (IMS)

This register specifies via software that part of the internal memory is not used. By using this register, the internal memory (ROM) of the μ PD78P098A can be mapped in the same manner as a mask ROM model.

IMS is set by an 8-bit memory manipulation instruction.

The contents of this register are set to CFH at RESET.




Figure 3-1. Format of the Memory Size Select Register

Note When using the external device expansion function, set the internal PROM capacity to 56K bytes or less.

Table 3-1 shows the value settings of IMS to map the memory of the μ PD78P098A in the same manner as the respective mask ROM models.

Mask ROM Model	IMS Value Setting
μPD78094	C8H
μPD78095	CAH
μPD78096	ССН
μPD78098A	CFH

Table 3-1. Value Settings of the Memory Size Select Register

4. INTERNAL EXPANSION RAM SIZE SELECT REGISTER (IXS)

This register specifies the internal expansion RAM capacity via software. By using this register, the internal expansion RAM of the μ PD78P098A can be mapped in the same manner as a mask ROM model.

IXS is set by an 8-bit memory manipulation instruction.

The contents of this register are set to 08H at $\overline{\text{RESET}}$.

Figure 4-1. Format of Internal Expansion RAM Size Select Register




Table 4-1 shows the value settings of IXS to map the internal expansion RAM of the μ PD78P098A in the same manner as the respective mask ROM models.

Table 4-1. Value Settings of Internal Expansion RAM Size Select Register

Mask ROM Model	IXS Value Setting
μPD78094	0CH ^{Note}
μPD78095	
μPD78096	
μPD78098A	08H

Note Even when a program for the μ PD78P098A in which "MOV IXS, #0CH" is coded is executed on the μ PD78094, 78095, or 78096, operation is unaffected.

5. PROM PROGRAMMING

The μ PD78P098A is provided with a 60K-byte PROM as a program memory. When programming this memory, it must be set in the PROM programming mode by using the VPP and **RESET** pins. For the handling of the unused pins, refer to (2) **PROM programming mode** in **PIN CONFIGURATION (Top View)**.

Caution Write the program to address in the range 0000H through EFFFH (specify the last address as EFFFH). A program cannot be written with a PROM programmer that cannot specify write addresses.

5.1 Operation Modes

When +5 V or +12.5 V is applied to the VPP pin and low level is applied to the $\overline{\text{RESET}}$ pin, the PROM programming mode is set. In this mode, the operation modes shown in Table 5-1 can be selected by using the $\overline{\text{CE}}$, $\overline{\text{OE}}$, and $\overline{\text{PGM}}$ pins.

The contents of the PROM can be read in the read mode.

	Pin	RESET	Vpp	Vdd	CE	ŌĒ	PGM	D0-D7
Operation Mode								
Page data latch		L	+12.5 V	+6.5 V	Н	L	Н	Data input
Page write					Н	н	L	High impedance
Byte write					L	н	L	Data input
Program verify					L	L	н	Data output
Program inhibit					×	Н	Н	High impedance
					х	L	L	
Read			+5 V	+5 V	L	L	н	Data output
Output disable					L	Н	×	High impedance
Standby					Н	×	×	High impedance

Table 5-1. Operation Modes in PROM Programming Mode

Remark X: L or H

(1) Read mode

This mode is set when both the \overline{CE} and \overline{OE} pins are made low.

(2) Output disable mode

When the \overline{OE} pin is made high, data output goes into a high-impedance state, and the output disable mode is set.

If two or more μ PD78P098As are connected to the data bus, therefore, data can be read from any one of the devices by controlling the \overline{OE} pin.

(3) Standby mode

The standby mode is set when the \overline{CE} pin is made high. In this mode, data output goes into a high-impedance state regardless of the status of the \overline{OE} pin.

(4) Page data latch mode

The page data latch mode is set when the \overline{CE} and \overline{PGM} pins are made high and the \overline{OE} pin is made low at the beginning of the page write mode.

In this mode, data of 1 page and 4 bytes is latched to the internal address/data latch circuit.

(5) Page write mode

Page write is executed by applying a 0.1-ms program pulse (active low) to the \overrightarrow{PGM} pin with the \overrightarrow{CE} and \overrightarrow{OE} pins made high after addresses and data of 1 page and 4 bytes have been latched in the page data latch mode. After that, the program can be verified by making both the \overrightarrow{CE} and \overrightarrow{OE} pins low. If the program cannot be written by one program pulse, writing and verifying are repeated X times (X ≤ 10).

(6) Byte write mode

Byte write is executed by applying a 0.1-ms program pulse (active low) to the \overrightarrow{PGM} pin with the \overrightarrow{CE} pin made low and \overrightarrow{OE} pin high. The program is verified by later making the \overrightarrow{OE} pin low. If the program cannot be written by one program pulse, writing and verifying are repeated X times (X ≤ 10).

(7) Program verify mode

Program verify mode is set when the \overline{CE} and \overline{OE} pins are made low and the \overline{PGM} pin is made high. After writing the program, check in this mode whether the program has been correctly written.

(8) Program inhibit mode

This mode is used to write a program to one of two or more μ PD78P098As with the \overline{OE} , V_{PP}, and D0 through D7 pins connected in parallel.

To write a program, the page write or byte write mode described above is used. At this time, the program is not written to those devices whose \overline{PGM} pin is made high.

5.2 PROM Writing Procedure




Figure 5-1. Page Program Mode Flowchart

G = start address

N = end address of program




Figure 5-2. Page Program Mode Timing




Figure 5-3. Byte Program Mode Flowchart

G = start address

N = end address of program




Figure 5-4. Byte Program Mode Timing

Cautions 1. Apply VDD before VPP and turn off VDD after VPP.

- 2. Keep VPP from going above +13.5 V, including overshoot.
- 3. If the device is inserted into or pulled out of the socket while +12.5 V is applied to VPP, the reliability may be adversely affected.

5.3 PROM Read Procedure

The contents of the PROM can be read out to the external data bus (D0 through D7) in the following procedure:

- (1) Fix the RESET pin to the low level. Supply +5 V to the VPP pin. Process the unused pins as described in
 (2) PROM programming mode in PIN CONFIGURATION (Top View).
- (2) Supply +5 V to the VDD and VPP pins.
- (3) Input the address of the data to be read to the A0 through A16 pins.
- (4) The read mode is set.
- (5) Data is output to the D0 through D7 pins.

Figure 5-5 shows the timing of steps (2) through (5) above.




Figure 5-5. PROM Read Timing

6. SCREENING OF ONE-TIME PROM MODEL

★ The one-time PROM model (µPD78P098AGC-8BT) cannot be completely tested by NEC before shipment. It is recommended that screening be implemented to verify the PROM after data has been written to the PROM and the device has been stored under the following conditions:

Storage Temperature	Storage Time
125 °C	24 hours

NEC provides a writing, marking, screening, and verifying service for one-time PROMs, called QTOP microcontroller. This service for the μ PD78P098A is in preparation. For details, consult NEC.

7. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T_A = 25° C)

Parameter	Symbol		Test Conditions		Rating	Unit
	Voo -0.3 to 7.0 Vre -0.3 to 7.0 Vre -0.3 to 7.0 AVac -0.3 to 7.0 Vir P00 to P07, P10 to P17, P20 to P27, P40 to 97, P40 to 47, P50 to P27, P40 to P127, P130, P131, X1, X2, X12, RESET Vir A9 PROM programming mode Vac P60 to P63 N-ch open drain outage Vac P10 to P17 Analog input pins AVac angut voltage Vac Iour Total for P01 to P06, P30 to P37, P56, P57, P60 to P47, P50 to P27, P40 to P47, P50 to P27, P40 to P47, P50 to P27, P40 to P47, P50 t	V				
	Vpp				-0.3 to +13.5	V
Supply voltage Input voltage Output voltage Output voltage Output current high Output current low Operating ambient temperature Storage temperature	AVDD				-0.3 to V _{DD} +0.3	V
	AV _{REF0}				-0.3 to V _{DD} +0.3	V
	AV _{REF1}				-0.3 to V _{DD} +0.3	V
	AVss				-0.3 to +0.3	V
Input voltage	VI1	P30 to P37, F P70 to P72,	P40 to 47, P50 to P120 to P127, I	P57, P64 to P67,	–0.3 to V _{DD} +0.3	V
Supply voltage	Vı2	P60 to P63	N-ch open dra	in	–0.3 to +16	V
	Vıз	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to 47, P50 to P57, P64 to P6 P70 to P72, P120 to P127, P130, P131, X1, X2, XT2, RESET P60 to P63 N-ch open draining mode A9 PROM programming mode P10 to P17 Analog input pis 1 pin Analog input pis Total for P01 to P06, P30 to P37, P56, P57 P60 to P65, P120 to P127 Total for P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P130, P131 1 pin 1 pin Total for P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P130, P131 Peak value 1 pin Total for P10 to P55, P70 to P72, P130, P131 Peak value R.m.s. value Total for P56, P57, P60 to P63 Peak value Total for P10, P17, P20 to P27, P40 to P47, P70 to P47, P131	mming mode	-0.3 to +13.5	V	
Output voltage	Vo				-0.3 to V _{DD} +0.3	V
Analog input voltage	Van	P10 to P17	Analog input p	ins	AVss -0.3 to AVREF0 +0.3	V
		1 pin			-10	mA
	Іон		-	P37, P56, P57,	-15	mA
					-15	mA
		1 nin		Peak value	30	mA
		1 pin		R.m.s. value	15	mA
Input voltage		Total for P5	0 to P55	Peak value	100	mA
				R.m.s. value	70	mA
		Total for P56,	P57, P60 to P63	Peak value	100	mA
Output current low	OL ^{Note}			R.m.s. value	70	mA
				Peak value	50	mA
				R.m.s. value	20	mA
				Peak value	50	mA
				R.m.s	20	mA
	TA				-40 to +85	°C
•	Tstg				-65 to +150	°C
Total power dissipation	Pd				650	mW

Note The r.m.s. value should be calculated as follows: [R.m.s. value] = [Peak value] $x \sqrt{Duty}$

Caution Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter, or even momentarily. In other words, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, dual-function pin characteristics are the same as port pin characteristics.

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillatior frequency (fx) ^{Note1}	VDD = Oscillation voltage range	1.0	6.0	6.29	MHz
		Oscillatior stabilization time ^{Note2}	After VDD has reached MIN. of oscillation voltage range			4	ms
		Oscillatior frequency (fx) ^{Note1}		1.0	6.0	6.29	MHz
Crystal resonator		Oscillatior stabilization time ^{Note2}	VDD = 4.5 to 5.5 V			10	ms
						30	1115
External clock	X1 X2	X1 input frequency (fx) ^{Note1}		1.0	6.0	6.29	MHz
		X1 input high-/low-level	When fxx = fx	85		500	ns
		width (txн/txL)	Other than above	72		500	ns

MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS ($T_A = -40$ to $+85^{\circ}C$, $V_{DD} = 2.7$ to 5.5 V)

- Notes 1. Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.
 2. This is the time required for oscillation to stabilize after a reset or STOP mode release.
- Cautions 1. When the main system clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by a broken line to prevent the influence of wiring capacitance, etc.
 - The wiring should be kept as short as possible.
 - No other signal lines should be crossed.
 - Keep away from lines carrying a high fluctuating current.
 - The oscillator capacitor grounding point should always be at the same potential as Vss.
 - Do not connect to a ground pattern carrying a high current.
 - A signal should not be taken from the oscillator.
 - 2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.
- ★ **Remark** For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

SUBSYSTEM CLOCK OSILLATOR CHARACTERISTICS (TA = -40 to +85°C, VDD = 2.7 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	V _{PP} XT2 XT1 R2 ↓ □	Oscillation frequency (f _{XT}) ^{Note1}		32	32.768	35	MHz
		Oscillation stabilization	VDD = 4.5 to 5.5 V		1.2	2	s
	,,,,	time ^{Note2}				10	5
External clock	XT2 XT1	X1 input frequency (f _{XT}) ^{Note1}		32		100	kHz
		X1 input high-/low-level width (txтн/txт∟)		5		15	μs

Notes 1. Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.
 This is the time required for oscillation to stabilize after power (VDD) is turned on.

Cautions 1. When the subsystem clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by a broken line to prevent the influence of wiring capacitance, etc.

- The wiring should be kept as short as possible.
- No other signal lines should be crossed.
- Keep away from lines carrying a high fluctuating current.
- The oscillator capacitor grounding point should always be at the same potential as Vss.
- Do not connect to a ground pattern carrying a high current.
- A signal should not be taken from the oscillator.
- 2. The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to misoperation due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.
- ★ Remark For the resonator selection and oscillator constant, customers are requested to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

Parameter	Symbol		Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz Unmeasured pins	returned to 0 V.			15	pF
Input/output capacitance	Сю	f = 1 MHz Unmeasured pins returned to 0	P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131			15	pF
			P60 to P63			20	pF

CAPACITANCE (TA = 25° C, VDD = Vss = 0 V)

Remark Unless specified otherwise, dual-function pin characteristics are the same as port pin characteristics.

DC CHARACTERISTICS (Ta = -40 to +85°C, Vdd = 2.7 to 5.5 V)

Parameter	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Input voltage high	VIH1	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131				Vdd	V
	VIH2	P00 to P06, P20, P22, P24 to P2 RESET	0.8 Vdd		Vdd	V	
	Vінз	P60 to P63, N-ch open drain		0.7 Vdd		15	V
	VIH4	X1, X2		Vdd-0.5		VDD	V
	VIH5	XT1/P07, XT2	$4.5~V \le V_{\text{DD}} \le 5.5~V$	0.8 Vdd		VDD	V
			$2.7~V \leq V_{\text{DD}} < 4.5~V$	0.9 Vdd		VDD	V
Input voltage low	VIL1	P10 to P17, P21, P23, P30 to P3 P50 to P57, P64 to P67, P71, P1		0		0.3 Vdd	V
	VIL2	P00 to P06, P20, P22, P24 to P2 RESET	0		0.2 Vdd	V	
	VIL3	P60 to P63, N-ch open drain	$4.5~V \le V_{\text{DD}} \le 5.5~V$	0		0.3 Vdd	۷
			$2.7~V \leq V_{\text{DD}} < 4.5~V$	0		0.2 VDD	۷
	VIL4	X1, X2				0.4	۷
	VIL5	XT1/P07, XT2	V _{DD} = 4.5 to 5.5 V	0		0.2 Vdd	V
				0		0.1 VDD	V
Output voltage high	Vон1	V _{DD} = 4.5 to 5.5 V, I _{OH} = -1 mA					V
		Іон = -100 µА					V
Output voltage low	V _{OL1}	P50 to P57, P60 to P63	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V},$ IoL = 15 mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131	V _{DD} = 4.5 to 5.5 V, I _{OL} = 1.6 mA			0.4	V
	V _{OL2}	SB0, SB1, SCK0	V_{DD} = 4.5 to 5.5 V, Open drain, at pulled up (R = 1 k Ω)			0.2 VDD	V
	Vol3	lo∟ = 400 μA				0.5	V

Remark Unless specified otherwise, dual-function pin characteristics are the same as port pin characteristics.

DC CHARACTERISTICS (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V)

Parameter	Symbol	Test	Conditions	MIN.	TYP.	MAX.	Unit
Input leakage current high	Ілні	Vin = Vdd	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, RESET			3	μΑ
Ілна		X1, X2, XT1/P07, XT2			20	μA	
	Ілнз	V _{IN} = 15V	P60 to P63			80	μA
Input leakage	ILIL1	V _{IN} = 0 V	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, RESET			-3	μΑ
	ILIL2		X1, X2, XT1/P07, XT2			-20	μA
	ILIL3		P60 to P63			-3 ^{Note}	μA
Output leakage current high	Ігон	$V_{OUT} = V_{DD}$				3	μA
Output leakage current low	ILOL	Vout = 0 V				-3	μA
Software pull-up		VIN = 0 V, P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47,	$4.5 \leq V_{\text{DD}} \leq 5.5 \text{ V}$	15	40	90	kΩ
resistor	resistor P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131		$2.7 \leq V_{\text{DD}} < 4.5 \text{ V}$	20		500	kΩ

Note For P60-P63, a low-level input leak current of $-200 \ \mu$ A (MAX.) flows only during the 1.5 clocks (no-wait time) after an instruction has been executed to read out port 6 (P6) or port mode register 6 (PM6). Outside the period of 1.5 clocks following execution a read-out instruction, the current is $-3 \ \mu$ A (MAX.).

Remark Unless specified otherwise, dual-function pin characteristics are the same as port pin characteristics.

DC CHARACTERISTICS (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
		5.0 MHz crystal oscillation operating mode	$V_{\text{DD}} = 5.0V \pm 10\%^{\text{Note6}}$		5	15	mA
		(fxx = 2.5 MHz) ^{Note2}	$V_{\text{DD}} = 3.0V \pm 10\%^{\text{Note7}}$		0.7	2.7	mA
		5.0 MHz crystal oscillation operating mode	$V_{\text{DD}} = 5.0V \pm 10\%^{\text{Note6}}$		9	30	mA
Supply current ^{Note 1} IDD1	IDD1	(fxx = 5.0 MHz) ^{Note3}	$V_{\text{DD}} = 3.0V \pm 10\%^{\text{Note7}}$		1	3.7	mA
		6.29 MHz crystal oscillation operating mode (fxx = 2.1 MHz) ^{Note4}	$V_{\text{DD}} = 5.0 \text{V} \pm 10\%^{\text{Note6}}$		4.8	17.4	mA
		6.29 MHz crystal oscillation operating mode $(f_{xx} = 4.19 \text{ MHz})^{Note5}$	V _{DD} = 5.0V±10% ^{Note6}		8.5	28.5	mA

- **Notes 1.** Currents AV_{REF0}, AV_{REF1}, AV_{DD}, and the port current (including the current flowing in the internal pull-up resistor) are not included.
 - 2. When bit 0 of clock switchover selection register 1 has been set to 0, bit 0 of clock switchover selection register 2 has been set to 0, and the oscillator mode selection register has been set to 00H.
 - **3.** When bit 0 of clock switchover selection register 1 has been set to 0, bit 0 of clock switchover selection register 2 has been set to 0, and the oscillator mode selection register has been set to 01H.
 - 4. When bit 0 of clock switchover selection register 1 has been set to 1, bit 0 of clock switchover selection register 2 has been set to 0, and the oscillator mode selection register has been set to 00H. Indicates only the power supply current characteristic. For IEBus ratings, refer to the IEBus controller characteristics.
 - 5. When bit 0 of clock switchover selection register 1 has been set to 1, bit 0 of clock switchover selection register 2 has been set to 0, and the oscillator mode selection register has been set to 01H. Indicates only the power supply current characteristic. For IEBus ratings, refer to the IEBus controller characteristics.
 - 6. When in high-speed mode (when the processor clock control register has been set to 00H).
 - 7. When in low-speed mode (when the processor clock control register has been set to 04H).

Remark fxx: Main system clock frequency

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Supply currentNote 1	IDD2	5.0 MHz crystal oscillation HALT mode	V _{DD} = 5.0V±10% ^{Note 7}		1.5	4.5	mA
		(fxx = 2.5 MHz) ^{Note 2}	V _{DD} = 3.0V±10% ^{Note 8}		0.5	1.5	mA
		5.0 MHz crystal oscillation HALT mode	V _{DD} = 5.0V±10% ^{Note 7}		1.8	5.4	mA
		(fxx = 5.0 MHz) ^{Note 3}	V _{DD} = 3.0V±10% ^{Note 8}		0.7	2.1	mA
		6.29 MHz crystal oscillation HALT mode (fxx = 2.1 MHz) ^{Note 4}	V _{DD} = 5.0V±10%Note 7		1.5	4.5	mA
		6.29 MHz crystal oscillation HALT mode (fxx = 4.19 MHz) ^{Note 5}	V _{DD} = 5.0V±10%Note 7		1.8	5.4	mA
	Idd3	32.768 kHz crystal oscillation operating	V _{DD} = 5.0V±10%		135	270	μA
		mode ^{Note 6}	V _{DD} = 3.0V±10%		95	190	μA
	IDD4	32.768 kHz crystal oscillation HALT	V _{DD} = 5.0V±10%		25	55	μA
		mode ^{Note 6}	V _{DD} = 3.0V±10%		5	15	μA
	IDD5	XT1 = 0 V STOP mode	V _{DD} = 5.0V±10%		1	30	μA
		Feedback resistor used	V _{DD} = 3.0V±10%		0.5	10	μA
	IDD6	XT1 = 0 V	V _{DD} = 5.0V±10%		0.1	30	μA
		STOP mode Feedback resistor not used	V _{DD} = 3.0V±10%		0.05	10	μA

DC CHARACTERISTICS (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V)

Notes 1. Currents AV_{REF0}, AV_{REF1}, AV_{DD}, and the port current (including the current flowing in the internal pull-up resistor) are not included.

- 2. When bit 0 of clock switchover selection register 1 has been set to 0, bit 0 of clock switchover selection register 2 has been set to 0, and the oscillator mode selection register has been set to 00H.
- **3.** When bit 0 of clock switchover selection register 1 has been set to 0, bit 0 of clock switchover selection register 2 has been set to 0, and the oscillator mode selection register has been set to 01H.
- 4. When bit 0 of clock switchover selection register 1 has been set to 1, bit 0 of clock switchover selection register 2 has been set to 0, and the oscillator mode selection register has been set to 00H. Indicates only the power supply current characteristic. For IEBus ratings, refer to the IEBus controller characteristics.
- 5. When bit 0 of clock switchover selection register 1 has been set to 1, bit 0 of clock switchover selection register 2 has been set to 0, and the oscillator mode selection register has been set to 01H. Indicates only the power supply current characteristic. For IEBus ratings, refer to the IEBus controller characteristics.
- 6. When the main system clock is stopped.
- 7. When in high-speed mode (when the processor clock control register has been set to 00H).
- 8. When in low-speed mode (when the processor clock control register has been set to 04H).
- Remark fxx : Main system clock frequency

AC CHARACTERISTICS

(1) Basic Operation (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V)


Parameter	Symbol		Test Conditions		MIN.	TYP.	MAX.	Unit
Cycle time	Тсү	Operating on main	fxx = fx/3	$4.0~V \le V_{\text{DD}} \le 5.5~V$	0.95		64	μs
(minimum instruction		system clock	fxx = fx/6	$2.7~V \le V_{\text{DD}} \le 5.5~V$	1.91		64	μs
execution timke)		(MCS = 0 ^{Note 1})	$f_{xx} = f_{x/9}$	$4.0~V \le V_{\text{DD}} \le 5.5~V$	2.86		64	μs
			$f_{xx} = f_{x/2}$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.8		64	μs
		Operating on main	fxx = 2fx/3	$4.5~V \le V_{\text{DD}} \le 5.5~V$	0.48		32	μs
		system clock		$4.0~\text{V} \leq \text{V}_{\text{DD}} < 4.5~\text{V}$	0.95		32	μs
		(MCS = 1 ^{Note 2})	fxx = fx/3	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0.95		32	μs
			fxx = 2fx/9	$4.0~V \le V_{\text{DD}} \le 5.5~V$	1.43		32	μs
			fxx = fx	$4.5~V \le V_{\text{DD}} \le 5.5~V$	0.4		32	μs
				$2.7~V \leq V_{\text{DD}} < 4.5~V$	0.8		32	μs
		Operating on subsystem	clock		114	122	125	μs
TI00 input	t тіноо,	$3.5~V \le V_{\text{DD}} \le 5.5~V$			Note3 2/fsam+0.1			μs
high-/low-level width	t ⊤iLoo	$2.7~V \leq V_{\text{DD}} < 3.5~V$			Note3 2/fsam+0.2			μs
TI01 input	t⊤iH01,				10			μs
high-/low-level width	ttilo1							
TI1, TI2 input	tTI1	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			0		4	MHz
frequency					0		275	kHz
TI1, TI2 input	tтıнı,	$4.5~V \leq V_{\text{DD}} \leq 5.5~V$			100			ns
high-/low-level width	t⊤i∟1				1.8			μs
Interrupt input	tınтн,	INTP0	$3.5 V \le V_{DD} \le$	5.5 V	Note3 2/fsam+0.1			μs
high-/low-level width	tint∟		$2.7 V \leq V_{DD} <$	3.5 V	Note3 2/fsam+0.2			μs
		INTP1 to INTP6			10			μs
		KR0 to KR7			10			μs
RESET low-level width	trst				10			μs

Notes 1. When oscillation mode selection register is set to 00H.


2. When oscillation mode selection register is set to 01H.

- fsam can be selected as fxx/2^N, fxx/32, fxx/64, or fxx/128 by bits 0 and 1 (SCS0 and SCS1) of the sampling clock selection register (N = 0 to 4).
- **Remarks** 1. fxx : Main system clock frequency (fx or fx/2)


2. fx : Main system clock oscillatior frequency




TCY vs VDD (Main System Clock (IECL10 = 1, IECL20 = 0, MCS = 0) Operation)



TCY vs V_{DD} (Main System Clock (IECL10 = 1, IECL20 = 1, MCS = 0) Operation)






TCY vs VDD (Main System Clock (IECL10 = 1, IECL20 = 0, MCS = 1) Operation)

Guaranteed Operation Range

4 5 6



(2) Read/Write Operations

(a) When MCS = 1, PCC2 to PCC0 = 000B (T_A = -40 to +85°C, V_{DD} = 4.5 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t asth		0.85tcv –50		ns
Address setup time	tads		0.85tcy –50		ns
Address hold time	tadh		50		ns
Data input time from address	tADD1			(2.85+2n)tcy-80	ns
	tadd2			(4+2n)tcr–100	ns
Data input time from $\overline{RD}\downarrow$	trdd1			(2+2n)tcr-100	ns
	trdd2			(2.85+2n)tcr-100	ns
Read data hold time	t RDH		0		ns
RD low-level width	tRDL1		(2+2n)tcr-60		ns
	tRDL2		(2.85+2n)tcr-60		ns
$\overline{\text{WAIT}}\downarrow$ input time from $\overline{\text{RD}}\downarrow$	trdwt1			0.85tcy -50	ns
	trdwt2			2tcy -60	ns
$\overline{\text{WAIT}}\downarrow$ input time from $\overline{\text{WR}}\downarrow$	twrwt			2tcy -60	ns
WAIT low-level width	tw⊤∟		(1.15+2n)tcr	(2+2n)tcr	ns
Write data setup time	twos		(2.85+2n)tcr-100		ns
Write data hold time	twpн		20		ns
WR low-level width	twRL1		(2.85+2n)tcr-60		ns
$\overline{\text{RD}}\downarrow$ delay time from ASTB \downarrow	t astrd		25		ns
$\overline{\text{WR}} \downarrow$ delay time from ASTB \downarrow	t astwr		0.85tcy+20		ns
ASTB [†] delay time from $\overline{\text{RD}}^{\uparrow}$ in external fetch	t rdast		0.85tcy-10	1.15tcy+20	ns
Address hold time from $\overline{RD} \uparrow$ in external fetch	trdadh		0.85tcy-50	1.15tcy+50	ns
Write data output time from $\overline{\text{RD}} \uparrow$	trdwd		40		ns
Write data output time from $\overline{\text{WR}} \downarrow$	twrwd		0	50	ns
Address hold time from $\overline{WR}{\uparrow}$	twradh		0.85tcy	1.15tcy+40	ns
\overline{RD}^{\uparrow} delay time from $\overline{WAIT}^{\uparrow}$	twtrd		1.15tcy+40	3.15tcy+40	ns
WR↑ delay time from WAIT↑	twrwr		1.15tcy+30	3.15tcy+30	ns

Remarks 1. MCS: Bit 0 of the oscillation mode selection register

- 2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register
- **3.** tcy = Tcy/4
- 4. n indicates the number of waits.

(b) Except when MCS = 1, PCC2 to PCC0 = 000B (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t asth		tcy -80		ns
Address setup time	tads		tcy –80		ns
Address hold time	tadh		0.4tcy -10		ns
Data input time from address	tADD1			(3+2n)tcy-160	ns
	tadd2			(4+2n)tcy-200	ns
Data input time from $\overline{RD}\downarrow$	trdd1			(1.4+2n)tcy-70	ns
	trdd2			(2.4+2n)tcy-70	ns
Read data hold time	trdh		0		ns
RD low-level width	trdl1		(1.4+2n)tcy-20		ns
	trdl2		(2.4+2n)tcr–20		ns
$\overline{\text{WAIT}}\downarrow$ input time from $\overline{\text{RD}}\downarrow$	trdwt1			tcy -100	ns
	trdwt2			2tcy -100	ns
$\overline{\text{WAIT}}\downarrow$ input time from $\overline{\text{WR}}\downarrow$	twrwt			2tcy -100	ns
WAIT low-level width	twr∟		(1+2n)tcr	(2+2n)tcr	ns
Write data setup time	twos		(2.4+2n)tcy-60		ns
Write data hold time	twoн		20		ns
WR low-level width	twRL1		(2.4+2n)tcy-20		ns
$\overline{\mathrm{RD}}\downarrow$ delay time from ASTB \downarrow	t astrd		0.4tcy-30		ns
$\overline{\mathrm{WR}} \downarrow$ delay time from ASTB \downarrow	t astwr		1.4tcy-30		ns
ASTB [↑] delay time from RD [↑] in external fetch	trdast		tcy-10	tcy+20	ns
Address hold time from $\overline{\mathrm{RD}}\uparrow$ in external fetch	trdadh		tcy-50	tcy+50	ns
Write data output time from $\overline{\mathrm{RD}}$	trowd		0.4tcy-20		ns
Write data output time from $\overline{WR}\downarrow$	twrwd		0	60	ns
Address hold time from WR↑	twradh		tcy	tcy+60	ns
RD [↑] delay time from WAIT [↑]	twrrd		0.6tcy+180	2.6tcy+180	ns
WR↑ delay time from WAIT↑	twtwr		0.6tcy+120	2.6tcy+120	ns

Remarks 1. MCS: Bit 0 of the oscillation mode selection register

- 2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register
- **3.** tcy = Tcy/4
- 4. n indicates the number of waits.

- (3) Serial Interface (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 2.7 to 5.5 V)
 - (a) Serial interface channel 0
 - (i) 3-wire serial I/O mode (SCK0 ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tkcy1	$V_{DD} = 4.5$ to 5.5 V	800			ns
			1600			ns
SCK0 high-/low-level width	tкнı,	V _{DD} = 4.5 to 5.5 V	tксү1/2-50			ns
	tĸ∟ı		tксү1/2-100			ns
SI0 setup time (vs. SCK0 [↑])	tsıkı	V _{DD} = 4.5 to 5.5 V	100			ns
			150			ns
SI0 hold time (vs. SCK0↑)	tksi1		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	tkso1	C = 100pF Note			300	ns

Note C is the SO0 output line load capacitance.

(ii) 3-wire serial I/O mode (SCK0 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t ксү2	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK0 high-/low-level width	tкн2,	V _{DD} = 4.5 to 5.5 V	400			ns
	tĸ∟2		800			ns
SI0 setup time (vs. SCK0↑)	tsik2		100			ns
SI0 hold time (vs. $\overline{\text{SCK0}}$)	tksi2		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	tĸso2	C = 100pF Note			300	ns
SCK0 rise, fall time	tr2, tF2	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO0 output line load capacitance.

Parameter	Symbol	Test C	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	V _{DD} = 4.5 to 5	.5 V	800			ns
				3200			ns
SCK0 high-/low-level width	tкнз,	V _{DD} = 4.5 to 5	.5 V	tксүз/2-50			ns
	tкьз			tксүз/2-100			ns
SB0, SB1 setup time (vs. SCK0↑)	tsıкз	V _{DD} = 4.5 to 5.5 V		100			ns
				300			ns
SB0, SB1 hold time (vs. SCK0 [↑])	tหรเง			tксүз/2			ns
SB0, SB1 output delay time from	tкsoз	R = 1kΩ,	V _{DD} = 4.5 to 5.5 V	0		250	ns
<u>scko</u> ↓	1803	C = 100pF ^{Note}		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			tксүз			ns
SCK0↓ from SB0, SB1↓	tsвк			tксүз			ns
SB0, SB1 high-level width	tsвн			tксүз			ns
SB0, SB1 low-level width	tsBL			tксүз			ns

(iii) SBI mode (SCK0 ... internal clock output)

Note R and C are the SB0 and SB1 output line load resistance and load capacitance.

(iv) SBI mode (SCK0 ... external clock input)

Parameter	Symbol	Test C	onditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t ксү4	V _{DD} = 4.5 to 5	.5 V	800			ns
				3200			ns
SCK0 high-/low-level width	tкн4,	V _{DD} = 4.5 to 5	.5 V	400			ns
	tĸ∟4						ns
SB0, SB1 setup time (vs. SCK0↑)	tsik4	V _{DD} = 4.5 to 5.5 V		100			ns
				300			ns
SB0, SB1 hold time (vs. SCK0↑)	tksi4			tксү4/2			ns
SB0, SB1 output delay time from	tksO4	R = 1kΩ,	V _{DD} = 4.5 to 5.5 V	0		300	ns
<u>SCK0</u> ↓		C = 100pF ^{Note}		0		1000	ns
SB0, SB1↓ from SCK0↑	tкsв			t ксү4			ns
SCK0↓ from SB0, SB1↓	tsвк			t ксү4			ns
SB0, SB1 high-level width	tsвн			t ксү4			ns
SB0, SB1 low-level width	tsBL			t ксү4			ns
SCK0 rise, fall time	tR4, tF4	When using external device expansion function				160	ns
		When not using device expansion	-			1000	ns

Note R and C are the SB0 and SB1 output line load resistance and load capacitance.

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксүз	R = 1kΩ,	V _{DD} = 4.5 to 5.5 V	1600			ns
		C = 100pF ^{Note}		3200			ns
SCK0 high-level width	tкн5			tксү5/2 -160			ns
SCK0 low-level width	tĸ∟5			tксү5/2-50			ns
SB0, SB1 setup time (vs. $\overline{\text{SCK0}}$)	tsik5		V _{DD} = 4.5 to 5.5 V	300			ns
				350			ns
SB0, SB1 hold time (vs. $\overline{\text{SCK0}}$)	tksi5			600			ns
SB0, SB1 output delay time from $\overline{SCK0}\downarrow$	tĸso5			0		300	ns

(v) 2-wire serial I/O mode (SCK0 ... internal clock output)

Note R and C are the $\overline{SCK0}$, SB0 and SB1 output line load resistance and load capacitance.

(vi) 2-wire serial I/O mode (SCK0 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	tксү6	V _{DD} = 4.5 to 5.5 V	1600			ns
			3200			ns
SCK0 high-level width	tкн6		650			ns
SCK0 low-level width	tĸ∟6		800			ns
SB0, SB1 setup time (vs. SCK0↑)	tsik6		100			ns
SB0, SB1 hold time (vs. $\overline{SCK0}$)	tksi6		tксүб/2			ns
SB0, SB1 output delay time from $\overline{SCK0}\downarrow$	tkso6	$R=1k\Omega,C=100pF^{\textbf{Note}}$	0		300	ns
SCK0 rise, fall time	tre, tre	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note R and C are the SCK0, SB0 and SB1 output line load resistance and load capacitance.

(b) Serial interface channel 1

(i)	3-wire serial I/O mode (SC	K1 internal clock output)
-----	----------------------------	---------------------------

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t ксү7	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK1 high-/low-level width	tкн7,	V _{DD} = 4.5 to 5.5 V	tксү7/ 2-50			ns
	tĸ∟7		tксү7/2-100			ns
SI1 setup time (vs. SCK1↑)	tsik7	V _{DD} = 4.5 to 5.5 V	100			ns
			150			ns
SI1 hold time (vs. $\overline{\text{SCK1}}$)	tksi7		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tĸso7	C = 100pF ^{Note}			300	ns

Note C is the SO1 output line load capacitance.

(ii) 3-wire serial I/O mode (SCK1 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксүв	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK1 high-/low-level width	tкнв,	V _{DD} = 4.5 to 5.5 V	400			ns
	tkl8		800			ns
SI1 setup time (vs. SCK1↑)	tsik8		100			ns
SI1 hold time (vs. SCK1↑)	tksi8		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso8	C = 100pF Note			300	ns
SCK1 rise, fall time	trs, trs	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO1 output line load capacitance.

Parameter	Symbol	Test C	Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	tксүэ	$V_{DD} = 4.5 \text{ to } 5$.5 V	800			ns
				1600			ns
SCK1 high-/low-level width	tкнэ,	V _{DD} = 4.5 to 5	.5 V	tксү9/2-50			ns
	tĸ∟9			tксү9/2-100			ns
SI1 setup time (vs. SCK1↑)	tsik9	$V_{DD} = 4.5 \text{ to } 5$.5 V	100			ns
				150			ns
SI1 hold time (vs. SCK1↑)	tksi9			400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	tkso9	C = 100 pF ^{Note}	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$			300	ns
STB↑ from SCK1↑	tsвd			tксү9/2-100		tксү9/2+100	ns
Strobe signal high-level width	tsвw			tксү9-30		tксү9+30	ns
Busy signal setup time (vs. busy signal detection timing)	t BYS			100			ns
Busy signal hold time	tвүн	V _{DD} = 4.5 to 5	.5 V	100			ns
(vs. busy signal detection timing)				150			ns
$\overline{\text{SCK1}}\downarrow$ from busy inactivation	tsps					2tксүэ	ns

(iii) Automatic transmission/reception function 3-wire serial I/O mode (SCK1 ... internal clock output)

Note C is the SO1 output line load capacitance.

(iv)	Automatic transmission/reception function	3-wire serial I/O mode (SCK1	external clock input)
(17)	Automatic transmission/reception function	5-wile Selial I/O mode (SCR)	external clock input

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t ксү10	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK1 high-/low-level width	t кн10,	V _{DD} = 4.5 to 5.5 V	400			ns
	tĸL10		800			ns
SI1 setup time (vs. SCK1↑)	tsiĸ10		100			ns
SI1 hold time (vs. $\overline{\text{SCK1}}$)	tksi10		400			ns
SO1 output delay time from $\overline{\rm SCK1} \downarrow$	tkso10	C = 100 pF ^{Note}			300	ns
SCK1 rise, fall time	tr10, tr10	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO1 output line load capacitance.

(c) Serial interface channel 2

(i) 3-wire serial I/O mode (SCK2 ... internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	tkCY11	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK2 high-/low-level width	t кн11,	V _{DD} = 4.5 to 5.5 V	tксү11/2-50			ns
	tĸL11		tксү11/2-100			ns
SI2 setup time (vs. SCK2↑)	tsik11	V _{DD} = 4.5 to 5.5 V	100			ns
			150			ns
SI2 hold time (vs. $\overline{SCK2}^{\uparrow}$)	tksi11		400			ns
SO2 output delay time from $\overline{\mathrm{SCK2}}\downarrow$	tkso11	C = 100pF ^{Note}			300	ns

Note C is the SO2 output line load capacitance.

(ii) 3-wire serial I/O mode (SCK2 ... external clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK2 cycle time	t KCY12	V _{DD} = 4.5 to 5.5 V	800			ns
			1600			ns
SCK2 high-/low-level width	t кн12,	V _{DD} = 4.5 to 5.5 V	400			ns
	tĸ∟12		800			ns
SI2 setup time (vs. SCK2↑)	tsik12		100			ns
SI2 hold time (vs. $\overline{\text{SCK2}}$)	tksi12		400			ns
SO2 output delay time from $\overline{\mathrm{SCK2}}\downarrow$	tkso12	C = 100pF Note			300	ns
SCK2 rise, fall time	tr12, tr12	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

Note C is the SO2 output line load capacitance.


(iii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		V _{DD} = 4.5 to 5.5 V			78125	bps
					39063	bps


(iv) UART mode (External clock input)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	t ксү13	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	800			ns
			1600			ns
ASCK high-/low-level	t кн1з,	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	400			ns
width	tĸ∟13		800			ns
Transfer rate		$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$			39063	bps
					19531	bps
SCK rise, fall time	tr:13, tr:13	When using external device expansion function			160	ns
		When not using external device expansion function			1000	ns

AC Timing Test Point (Excluding X1, XT1 Input)




Clock Timing






TI Timing




Read/Write Operations


External fetch (no wait):




```
External fetch (wait insertion):
```



External data access (no wait):




External data access (wait insertion):





Serial Transfer Timing

3-wire serial I/O mode:




n = 2, 8, 12







SBI mode (command signal transfer):




2-wire serial I/O mode:



Automatic transmission/reception function 3-wire serial I/O mode:




Automatic transmission/reception function 3-wire serial I/O mode (busy processing):



Note The signal is not actually low here, but is represented in this way to show the timing.

UART mode (external Clock Input):



A/D Converter Characteristics (T_A = -40 to +85°C, AV_{DD} = V_{DD} = 2.7 to 5.5 V, AV_{SS} = V_{SS} = 0 V)

Parameter	Symbol	Test Co	Test Conditions		TYP.	MAX.	Unit
Resolution				8	8	8	bit
Total error ^{Note}		IEAD = 00H				±1.8	% FSR
		IEAD = 01H	V _{DD} = 4.5 to 5.5 V		±2.2	±3.4	% FSR
					±2.6	±3.8	% FSR
Conversion time	tconv			19.1		200	μs
Sampling time	t SAMP			12/fxx			μs
Analog input voltage	VIAN			AVss		AV _{REF0}	V
Reference voltage	AV _{REF0}			2.7		AVDD	V
AVREFO-AVSS resistance	RAIREFO			4	14		kΩ

Note Excluding quantization error ($\pm 1/2$ LSB). Shown as a percentage of the full scale value (% FSR).

Remarks 1. fxx : Main system clock frequency (fx or fx/2)

2. fx : Main system clock oscillatior frequency

D/A Converter Characteristics (T_A = -40 to +85°C, V_{DD} = 2.7 to 5.5 V, AV_{SS} = V_{SS} = 0 V)

Parameter	Symbol	Test Co	onditions	MIN.	TYP.	MAX.	Unit
Resolution						8	bit
Total error		$R = 2 M\Omega$ Note1				1.2	%
		$R = 4 M\Omega^{Note1}$				0.8	%
		$R = 10 M\Omega$ Note1	= 10 MΩ ^{Note1}			0.6	%
Setting time		C = 30 pF ^{Note 1}	$AV_{REF} = 4.5$ to 5.5 V			10	μs
						15	μs
Ouput resistor	Roo	DACS0 = 55H			10		kΩ
	Ro1	DACS1 = 55H			10		kΩ
Analog reference voltage	AV _{REF1}			2.7		Vdd	V
AVREF1 current	AIREF1	Note2				1.5	mA

Notes 1. R and C are the D/A converter output pin load resistance and load capacitance.

2. Value for one D/A converter channel.


DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (TA = -40 to +85°C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		2.0		5.5	V
Data retention supply current	Idddr	V _{DDDR} = 2.0 V Subsystem clock stopped, feedback resister disconnected		0.1	10	μΑ
Release signal setup time	tsrel		0			μs
Oscillation		Release by RESET		2 ¹⁷ /f _x		ms
stabilization twa wait time	twait	Release by interrupt		Note		ms


Note 2¹²/fxx, or 2¹⁴/fxx through 2¹⁷fxx can be selected by bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register.

fx : Main system clock oscillatior frequency

Data Retention Timing (STOP mode release by RESET)




Data Retention Timing (STOP mode release by standby release signal: interrupt signal)




Remark fxx : Main system clock frequency

Interrupt Input Timing



RESET Input Timing



IEBus Controller Characteristics (TA = -40 to +85°C, VDD = 5 V \pm 10%)

Parameter	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
IEBus controller system	fs	When using mode 0,	1 Note 1	5.91	6.00	6.09	MHz
clock frequency				6.20	6.29	6.39	MHz
		When using mode 2		5.97	6.00	6.03	MHz
				6.26	6.29	6.32	MHz
Driver delay time		C = 50 pF ^{Note 2}	fs = 6.00 MHz			1.6	μs
$(\overline{TX} \text{ output} \rightarrow bus \text{ line})$			fs = 6.29 MHz			1.5	μs
Receiver delay time		fs = 6.00 MHz				0.75	μs
(Bus line $\rightarrow \overline{RX}$ input)		fs = 6.29 MHz				0.7	μs
Propagation delay		fs = 6.00 MHz				0.9	μs
time on the bus		fs = 6.29 MHz	fs = 6.29 MHz			0.85	μs

Notes 1. For the values in the second row, the IEBus standards are not satisfied.

2. C is the \overline{TX} output line load capacitance.

PROM PROGRAMMING CHARACTERISTICS

DC Characteristics

(1) PROM Write Mode (T_A = 25 \pm 5°C, V_{DD} = 6.5 \pm 0.25 V, V_{PP} = 12.5 \pm 0.3 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	Vін		0.7 Vdd		VDD	V
Input voltage low	VIL		0		0.3 VDD	V
Output voltage high	Vон	Іон = −1 mA	VDD-1.0			V
Output voltage low	Vol	IoL = 1.6 mA			0.4	V
Input leakage current	lu	$0 \le V_{IN} \le V_{DD}$	-10		+10	μA
VPP supply voltage	VPP		12.2	12.5	12.8	V
VDD supply voltage	VDD		6.25	6.5	6.75	V
VPP supply current	Ірр	PGM = VIL			50	mA
VDD supply current	lod				50	mA

(2) PROM Read Mode (T_A = 25 \pm 5°C, V_{DD} = 5.0 \pm 0.5 V, V_{PP} = V_{DD} \pm 0.6 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	Vін		0.7 Vdd		VDD	V
Input voltage low	VIL		0		0.3 Vdd	V
Output voltage high	Voh1	Іон = −1 mA	VDD-1.0			V
	Vон2	Іон = -100 <i>µ</i> А	VDD -0.5			V
Output voltage low	Vol	IoL = 1.6 mA			0.4	V
Input leakage current	lu	$0 \le V_{\text{IN}} \le V_{\text{DD}}$	-10		+10	μA
Output leakage current	Ilo	$0 \le V_{OUT} \le V_{DD}, \ \overline{OE} = V_{IH}$	-10		+10	μA
VPP supply voltage	VPP		V _{DD} -0.6	Vdd	V _{DD} +0.6	V
VDD supply voltage	Vdd		4.5	5.0	5.5	V
VPP supply current	Ірр	Vpp = Vdd			100	μA
VDD supply current	ldd	$\overline{CE} = V_{IL}, V_{IN} = V_{IH}$			50	mA

AC Characteristics

(1) PROM Write Mode

(a) Page program mode (T_A = 25 \pm 5°C, V_{DD} = 6.5 \pm 0.25 V, V_{PP} = 12.5 \pm 0.3 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (vs. $\overline{\text{OE}}\downarrow$)	tas		2			μs
OE setup time	toes		2			μs
CE setup time (vs. $\overline{\text{OE}}\downarrow$)	tces		2			μs
Input data setup time (vs. $\overline{\text{OE}}\downarrow$)	tos		2			μs
Address hold time (vs. $\overline{\text{OE}}\uparrow$)	tан		2			μs
	tahl		2			μs
	tанv		0			μs
Input data hold time (vs. $\overline{\text{OE}}\uparrow$)	tон		2			μs
Data output float delay time from $\overline{OE}{\uparrow}$	tor		0		250	ns
V_{PP} setup time (vs. $\overline{OE}\downarrow$)	tvps		1.0			ms
V_{DD} setup time (vs. $\overline{OE}\downarrow$)	tvos		1.0			ms
Program pulse width	tew		0.095		0.105	ms
Valid data delay time from $\overline{OE} {\downarrow}$	toe				1	μs
OE pulse width during data latching	t∟w		1			μs
PGM setup time	tрдмs		2			μs
CE hold time	tсен		2			μs
OE hold time	tоен		2			μs

(b) Byte program mode (TA = 25 \pm 5°C, VDD = 6.5 \pm 0.25 V, VPP = 12.5 \pm 0.3 V)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (vs. $\overline{PGM}\downarrow$)	tas		2			μs
OE setup time	toes		2			μs
\overline{CE} setup time (vs. $\overline{PGM}\downarrow$)	tces		2			μs
Input data setup time (vs. $\overline{PGM}\downarrow$)	tos		2			μs
Address hold time (vs. \overline{OE}^{\uparrow})	tан		2			μs
Input data hold time (vs. \overline{PGM})	tон		2			μs
Data output float delay time from $\overline{OE} \uparrow$	t DF		0		250	ns
V_{PP} setup time (vs. $\overline{PGM}\downarrow$)	tvps		1.0			ms
V_{DD} setup time (vs. $\overline{PGM}\downarrow$)	tvds		1.0			ms
Program pulse width	tew		0.095		0.105	ms
Valid data delay time from $\overline{OE} \downarrow$	toe				1	μs
OE hold time	tоен		2			μs

(2) PROM Read Mode (T_A = 25 \pm 5°C, V_{DD} = 5.0 \pm 0.5 V, V_{PP} = V_{DD} \pm 0.6 V)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data output delay time from address	tacc	$\overline{CE} = \overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{CE}\downarrow$	tce	OE = VIL			800	ns
Data output delay time from $\overline{OE}\downarrow$	toe	CE = VIL			200	ns
Data output float delay time from \overline{OE}	t DF	CE = VIL	0		60	ns
Data hold time from address	tон	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns

(3) PROM Programming Mode Setting ($T_A = 25^{\circ}C$, $V_{SS} = 0$ V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
PROM programing mode setup time	tsma		10			μs



PROM Write Mode Timing (page program mode)




PROM Write Mode Timing (byte program mode)




- 2. VPP should not exceed +13.5 V including overshoot.
- 3. Disconnection during application of \pm 12.5V to VPP may have an adverse effect on reliability.

PROM Read Mode Timing




- **Notes** 1. If you want to read within the tacc range, make the \overline{OE} input delay time from the fall of \overline{CE} a maxmum of tacc toE.
 - 2. tor is the time from when either \overline{OE} or \overline{CE} first reaches VIH.

PROM Programming Mode Setting Timing



8. PACKAGE DRAWINGS

80-PIN PLASTIC QFP (14x14)



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	17.20±0.20
В	14.00±0.20
С	14.00±0.20
D	17.20±0.20
F	0.825
G	0.825
Н	0.32±0.06
I	0.13
J	0.65 (T.P.)
K	1.60±0.20
L	0.80±0.20
М	$0.17\substack{+0.03 \\ -0.07}$
N	0.10
Р	1.40±0.10
Q	0.125±0.075
R	$3^{\circ+7^{\circ}}_{-3^{\circ}}$
S	1.70 MAX.
	P80GC-65-8BT-1

★ 9. RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, please contact your NEC sales representative.

Table 9-1. Surface Mount Type Soldering Conditions

μPD78P098AGC-8BT : 80-pin plastic QFP (14 x 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: 2 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: 2 times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	VP15-107-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for development of systems using the μ PD78P098A. Also refer to **(6) Notes on using development tools**.

★ (1) Software package

SP78K0	Software package common to 78K/0 Series
--------	---

(2) Language processor software

RA78K0	Common assembler package for 78K/0 series products
CC78K0	Common C compiler package for 78K/0 series products
DF78098	Device file for μ PD78098 subseries
CC78K0-L	Common C compiler library source file for 78K/0 series products

(3) PROM writing tools

PG-1500	PROM programmer
PA-78P054GC	Programmer adapter connected to PG-1500
PG-1500 controller	Control program for PG-1500

\star (4) Debugging tools

IE-78001-R-A	In-circuit emulator common to 78K/0 Series
IE-70000-98-IF-C	Adapter required when PC-9800 series (except notebook type) is used as host machine (C bus supported)
IE-70000-PC-IF-C	Adapter required when IBM PC/AT compatible is used as host machine (ISA bus supported)
IE-70000-PCI-IF-A	Adapter required when PC incorporating PCI bus is used as host machine
IE-70000-R-SV3	Interface adapter and cable required when EWS is used as host machine
IE-78098-R-EM	Emulation board to emulate the μ PD78098 Subseries
EP-78230GC-R	Emulation probe for 80-pin plastic QFP (GC-8BT type)
EV-9200GC-80	Conversion socket to connect the EP-78230GC-R and the target system board on which 80-pin plastic QFP (GC-8BT type) can be mounted
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	System simulator common to 78K/0 Series
DF78098	Device file for μ PD78098 Subseries

(5) Real-time OS

RX78K/0	Real-time OS for 78K/0 series
MX78K0	OS for 78K/0 series

\star (6) Notes on using development tools

- The ID78K0, and SM78K0 are used in combination with the DF78098.
- The CC78K0 and RX78K0 are used in combination with the RA78K0 and DF78098.
- For third-party development tools, see the Single-Chip Microcontroller Development Tool Selection Guide (U11069E).
- The host machines and OS suitable for each software are as follows:

Host Machine	PC	EWS
[OS]	PC-9800 series [Japanese Windows™]	HP9000 series 700™ [HP-UX™]
	IBM PC/AT compatibles	SPARCstation™ [SunOS™, Solaris™]
Software	[Japanese/English Windows]	
RA78K0	\sqrt{Note}	\checkmark
CC78K0	\sqrt{Note}	\checkmark
ID78K0	\checkmark	_
SM78K0	\checkmark	—
RX78K0	\sqrt{Note}	\checkmark
MX78K0	√Note	\checkmark

Note DOS-based software

DIMENSIONS AND RECOMMENDED MOUNTING PATTERN OF CONVERSION SOCKET




Figure A-1. Dimensions of EV-9200GC-80 (reference)

1		EV-9200GC-80-G0
ITEM	MILLIMETERS	INCHES
Α	18.0	0.709
В	14.4	0.567
С	14.4	0.567
D	18.0	0.709
E	4-C 2.0	4-C 0.079
F	0.8	0.031
G	6.0	0.236
Н	16.0	0.63
1	18.7	0.736
J	6.0	0.236
К	16.0	0.63
L	18.7	0.736
М	8.2	0.323
0	8.0	0.315
Ν	2.5	0.098
Р	2.0	0.079
Q	0.35	0.014
R	¢2.3	ø0.091
S	¢1.5	Ø0.059




Figure A-2. Recommended Mounting Pattern of EV-9200GC-80 (reference)

EV-9200GC-80-P0

ITEM	MILLIMETERS	INCHES
А	19.7	0.776
В	15.0	0.591
С	0.65±0.02 × 19=12.35±0.05	$0.026^{+0.001}_{-0.002} \times 0.748 {=} 0.486^{+0.003}_{-0.002}$
D	0.65±0.02×19=12.35±0.05	$0.026^{+0.001}_{-0.002} \times 0.748 {=} 0.486^{+0.003}_{-0.002}$
E	15.0	0.591
F	19.7	0.776
G	6.0±0.05	0.236 ^{+0.003} 0.002
Н	6.0±0.05	0.236 ^{+0.003} 0.002
I	0.35±0.02	$0.014^{+0.001}_{-0.001}$
J	¢2.36±0.03	Ø0.093 ^{+0.001} -0.002
К	Ø2.3	¢0.091
L	Ø1.57±0.03	Ø0.062 ^{+0.001} -0.002

Caution Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

***** APPENDIX B. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	
μPD78098 Subseries User's Manual	IEU-1381
μPD78094, 78095, 78096, 78098A Data Sheet	U10146E
μPD78P098A Data Sheet	This manual
78K/0 Series User's Manual - Instruction	U12326E
78K/0 Series Application Note - Basic(III)	U10182E

Documents Related to Development Software Tools (User's Manuals)

Document Name		Document No.
RA78K0 Assembler Package	Operation	U14445E
	Language	U14446E
	Structured Assembly Language	U11789E
CC78K0 C Compiler	Operation	U14297E
	Language	U14298E
SM78K0S, SM78K0 System Simulator Ver. 2.10 or Later Windows Based	Operation	U14611E
SM78K Series System Simulator Ver. 2.10 or Later	External Parts User Open Interface Specification	U15006E
ID78K0-NS Integrated Debugger Ver. 2.00 or Later Windows Based	Operation	U14379E
ID78K0 Integrated Debugger Windows Based	Reference	U11539E
	Guide	U11649E
RX78K0 Real-time OS	Fundamentals	U11537E
	Installation	U11536E
MX78K0 Embedded OS	Fundamental	U12257E

Documents Related to Development Hardware Tools (User's Manuals)

Document Name	Document No.
IE-78001-R-A In-Circuit Emulator	U14142E
IE-78098-R-EM Emulation Board	EEU-1473

Documents Related to PROM Writing (User's Manuals)

Document Name		Document No.
PG-1500 PROM Programmer		U11940E
PG-1500 Controller	PC-9800 Series (MS-DOS)-Based	EEU-1291
	IBM PC Series (PC DOS)-Based	U10540E

Other Related Documents

Document Name	
SEMICONDUCTOR SELECTION GUIDE - Products & Package -	X13769E
Semiconductor Device Mounting Technology Manual	
Quality Grades on NEC Semiconductor Devices	
NEC Semiconductor Device Reliability/Quality Control System	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

[MEMO]

NOTES FOR CMOS DEVICES -

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

FIP, IEBus and QTOP are trademarks of NEC Corporation.

Windows is either a registered trademark or trademark of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

Solaris and SunOS are trademarks of Sun Microsystems, Inc.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 408-588-6000 800-366-9782 Fax: 408-588-6130	NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580	NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044
800-729-9288 NEC Electronics (Germany) GmbH	NEC Electronics (France) S.A. Velizy-Villacoublay, France	NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea
Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490	Tel: 01-3067-5800 Fax: 01-3067-5899	Tel: 02-528-0303 Fax: 02-528-4411
NEC Electronics (UK) Ltd. Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290	NEC Electronics (France) S.A. Madrid Office Madrid, Spain Tel: 091-504-2787 Fax: 091-504-2860	NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 253-8311 Fax: 250-3583 NEC Electronics Taiwan Ltd.
NEC Electronics Italiana s.r.l. Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99	NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388	Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951 NEC do Brasil S.A. Electron Devices Division Guarulhos-SP, Brasil

J01.2

Tel: 11-6462-6810 Fax: 11-6462-6829