



Integrated Device Technology, Inc.

### 3.3V CMOS OCTAL TRANSCEIVER/REGISTERS (3-STATE)

IDT54/74FCT3646/A  
IDT54/74FCT3648/A  
IDT54/74FCT3651/A  
IDT54/74FCT3652/A  
**PRODUCT PREVIEW**

#### FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- 25 mil Center SSOP Packages
- Extended commercial range of -40°C to +85°C
- V<sub>CC</sub> = 3.3V ±0.3V, Normal Range or V<sub>CC</sub> = 2.7V to 3.6V, Extended Range
- CMOS power levels (10µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- Military product compliant to MIL-STD-883, Class B

#### DESCRIPTION:

The IDT54/74FCT3646/A, IDT54/74FCT3648/A, IDT54/74FCT3651/A and IDT54/74FCT3652/A consist of a bus transceiver with 3-state D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the

data bus or from the internal storage registers.


The FCT3651/3652 utilize GAB and GBA signals to control the transceiver functions. The FCT3646/3648 utilize the enable control (G) and direction (DIR) pins to control the transceiver functions.

SAB and SBA control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A LOW input level selects real-time data and a HIGH selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins.

The IDT54/74FCT3xxx/A have series current limiting resistors. These offer low ground bounce, minimal undershoot, and controlled output fall times-reducing the need for external series terminating resistors.


#### FUNCTIONAL BLOCK DIAGRAM



3094 drw 01

**PIN CONFIGURATIONS**


**FCT3646/3648**



DIP/SOIC/SSOP  
TOP VIEW

3094 drw 02



**FCT3651/3652**



DIP/SOIC/SSOP  
TOP VIEW

3094 drw 03

**LOGIC SYMBOLS**



3094 drw 04

**PIN DESCRIPTION**

Pin Names	Description
A1 - A8	Data Register A Inputs Data Register B Outputs
B1 - B8	Data Register B Inputs Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Output Data Source Select Inputs
DIR, $\bar{G}$	Output Enable Inputs (3646/3648)
GAB, $\bar{G}$ BA	Output Enable Inputs (3651/3652)

3094 tbl 01

**FUNCTION TABLE (3646/3648)**

Inputs						Data I/O <sup>(1)</sup>		Operation or Function	
$\bar{G}$	DIR	CPAB	CPBA	SAB	SBA	A <sub>1</sub> - A <sub>8</sub>	B <sub>1</sub> - B <sub>8</sub>	FCT3646	FCT3648
H	X	H or L	H or L	X	X	Input	Input	Isolation	Isolation
H	X	↑	↑	X	X			Store A and B Data	Store A and B Data
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus	Stored B Data to A Bus
L	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus
L	H	H or L	X	H	X			Stored A Data to B Bus	Stored A Data to B Bus

3094 tbl 02


**FUNCTION TABLE (3651/3652)**

Inputs						Data I/O		Operation or Function	
GAB	$\bar{G}BA$	CPAB	CPBA	SAB	SBA	A <sub>1</sub> - A <sub>8</sub>	B <sub>1</sub> - B <sub>8</sub>	FCT3651	FCT3652
L	H	H or L	H or L	X	X	Input	Input	Isolation	Isolation
L	H	↑	↑	X	X			Store A and B Data	Store A and B Data
X	H	↑	H or L	X	X	Input	Unspecified <sup>(1)</sup>	Store A, Hold B	Store A, Hold B
H	H	↑	↑	X <sup>(2)</sup>	X	Input	Output	Store A in Both Registers <sup>(3)</sup>	Store A in Both Registers
L	X	H or L	↑	X	X	Unspecified <sup>(1)</sup>	Input	Hold A, Store B	Hold A, Store B
L	L	↑	↑	X	X <sup>(2)</sup>	Output	Input	Store B in Both Registers <sup>(4)</sup>	Store B in Both Registers
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus	Real-Time B Data to A Bus
L	L	X	H or L	X	H			Stored B Data to A Bus	Stored B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus	Real-Time A Data to B Bus
H	H	H or L	X	H	X			Stored A Data to B Bus	Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus

**NOTES:**

3094 tbl 03


- The data output functions may be enabled or disabled by various signals at the GAB or  $\bar{G}BA$  inputs. Data input functions are always enabled, i.e. data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
- Select control = L: clocks can occur simultaneously.  
 Select control = H: clocks must be staggered in order to load both registers.  
 H = HIGH, L = LOW, X = Don't Care, ↑ = LOW-to-HIGH transition.
- $\bar{A}$  in B Register.
- $\bar{B}$  in A Register.



3651/3652	GAB	$\overline{\text{GBA}}$	CPAB	CPBA	SAB	SBA
	L	L	X	X	X	L
3646/3648	DIR	$\overline{\text{G}}$	CPAB	CPBA	SAB	SBA
	L	L	X	X	X	L

**REAL-TIME TRANSFER  
 BUS B TO A**


3094 drw 05



3651/3652	GAB	$\overline{\text{GBA}}$	CPAB	CPBA	SAB	SBA
	H	H	X	X	L	X
3646/3648	DIR	$\overline{\text{G}}$	CPAB	CPBA	SAB	SBA
	H	L	X	X	L	X

**REAL-TIME TRANSFER  
 BUS A TO B**


3094 drw 06



3651/3652	GAB	$\overline{\text{GBA}}$	CPAB	CPBA	SAB	SBA
	X	H	↑	X	X	X
	L	X	X	↑	X	X
	L	H	↑	↑	X	X
3646/3648	DIR	$\overline{\text{G}}$	CPAB	CPBA	SAB	SBA
	H	L	↑	X	X	X
	L	L	X	↑	X	X
	X	H	↑	↑	X	X

**STORAGE FROM  
 A AND/OR B**

3094 drw 07



3651/3652	GAB	$\overline{\text{GBA}}$	CPAB	CPBA	SAB	SBA
	H	L	H or	H or	H	H
3646/3648 <sup>(1)</sup>	DIR	$\overline{\text{G}}$	CPAB	CPBA	SAB	SBA
	L	L	X	H or	X	H
	H	L	H or	X	H	X

**TRANSFER STORES  
 DATA TO A AND/OR B**

3094 drw 08

**NOTE:**

1. FCT3646/3648 cannot transfer data to A bus and B bus simultaneously.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	-0.5 to +4.6	V
V <sub>TERM</sub> <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
V <sub>TERM</sub> <sup>(4)</sup>	Terminal Voltage with Respect to GND	-0.5 to V <sub>CC</sub> + 0.5	-0.5 to V <sub>CC</sub> + 0.5	V
T <sub>A</sub>	Operating Temperature	-40 to +85	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	1.0	W
I <sub>OUT</sub>	DC Output Current	-60 to +60	-60 to +60	mA

3094 Ink 04

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>CC</sub> terminals.
3. Input terminals.
4. Output and I/O terminals.

**CAPACITANCE** (T<sub>A</sub> = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	3.5	6.0	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	4.0	8.0	pF

3094 Ink 05

**NOTE:**

1. This parameter is measured at characterization but not tested.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$ ; Military:  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 2.7\text{V}$  to  $3.6\text{V}$

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$V_{IH}$	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2.0	—	5.5	V
	Input HIGH Level (I/O pins)			2.0	—	$V_{CC}+0.5$	
$V_{IL}$	Input LOW Level (Input and I/O pins)	Guaranteed Logic LOW Level		-0.5	—	0.8	V
$I_{IH}$	Input HIGH Current (Input pins) <sup>(6)</sup>	$V_{CC} = \text{Max.}$	$V_I = 5.5\text{V}$	—	—	$\pm 1$	$\mu\text{A}$
	Input HIGH Current (I/O pins) <sup>(6)</sup>		$V_I = V_{CC}$	—	—	$\pm 1$	
$I_{IL}$	Input LOW Current (Input pins) <sup>(6)</sup>	$V_{CC} = \text{Max.}$	$V_I = \text{GND}$	—	—	$\pm 1$	
	Input LOW Current (I/O pins) <sup>(6)</sup>		$V_I = \text{GND}$	—	—	$\pm 1$	
$I_{OZH}$	High Impedance Output Current (3-State Output pins) <sup>(6)</sup>	$V_{CC} = \text{Max.}$	$V_O = V_{CC}$	—	—	$\pm 1$	$\mu\text{A}$
$I_{OZL}$			$V_O = \text{GND}$	—	—	$\pm 1$	
$V_{IK}$	Clamp Diode Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$		—	-0.7	-1.2	V
$I_{ODH}$	Output HIGH Current	$V_{CC} = 3.3\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_O = 1.5\text{V}^{(3)}$		-36	-60	-110	mA
$I_{ODL}$	Output LOW Current	$V_{CC} = 3.3\text{V}, V_{IN} = V_{IH}$ or $V_{IL}, V_O = 1.5\text{V}^{(3)}$		50	90	200	mA
$V_{OH}$	Output HIGH Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -0.1\text{mA}$	$V_{CC}-0.2$	—	—	V
			$I_{OH} = -3\text{mA}$	2.4	3.0	—	
		$V_{CC} = 3.0\text{V}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OH} = -6\text{mA MIL.}$ $I_{OH} = -8\text{mA COM'L.}$	2.4 <sup>(5)</sup>	3.0	—	
$V_{OL}$	Output LOW Voltage	$V_{CC} = \text{Min.}$ $V_{IN} = V_{IH}$ or $V_{IL}$	$I_{OL} = 0.1\text{mA}$	—	—	0.2	V
			$I_{OL} = 16\text{mA}$	—	0.2	0.4	
		$I_{OL} = 24\text{mA}$	—	0.3	0.5		
$I_{OS}$	Short Circuit Current <sup>(4)</sup>	$V_{CC} = \text{Max.}, V_O = \text{GND}^{(3)}$		-60	-135	-240	mA
$V_H$	Input Hysteresis	—		—	150	—	mV
$I_{CCL}$ $I_{CCH}$ $I_{CCZ}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.},$ $V_{IN} = \text{GND}$ or $V_{CC}$	COM'L.	—	0.1	10	$\mu\text{A}$
MIL.			—	0.1	100		

### NOTES:

3094 Ink 06

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 3.3\text{V}, +25^{\circ}\text{C}$  ambient.
- Not more than one output should be tested at one time. Duration of the test should not exceed one second.
- This parameter is guaranteed but not tested.
- $V_{OH} = V_{CC} - 0.6\text{V}$  at rated current.
- The test limits for this parameter is  $\pm 5\mu\text{A}$  at  $T_A = -55^{\circ}\text{C}$ .

**POWER SUPPLY CHARACTERISTICS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Typ. <sup>(2)</sup>	Max.	Unit
$\Delta I_{CC}$	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$	$V_{IN} = V_{CC} - 0.6V^{(3)}$				$\mu A$
$I_{CCD}$	Dynamic Power Supply Current <sup>(4)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $GAB = \overline{GBA} = \text{GND}$ or $\overline{G} = \text{DIR} = \text{GND}$ One Input Toggling 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$				$\mu A / \text{MHz}$
$I_C$	Total Power Supply Current <sup>(6)</sup>	$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $GAB = \overline{GBA} = \text{GND}$ or $\overline{G} = \text{DIR} = \text{GND}$ One Bit Toggling at $f_i = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$				mA
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$				
		$V_{CC} = \text{Max.}$ Outputs Open $f_{CP} = 10\text{MHz}$ 50% Duty Cycle $GAB = \overline{GBA} = \text{GND}$ or $\overline{G} = \text{DIR} = \text{GND}$ Eight Bits Toggling at $f_i = 5\text{MHz}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$				
			$V_{IN} = V_{CC} - 0.6V$ $V_{IN} = \text{GND}$				

3094 tbl 07

**NOTES:**

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at  $V_{CC} = 3.3V$ ,  $+25^\circ C$  ambient.
- Per TTL driven input; all other inputs at  $V_{CC}$  or  $\text{GND}$ .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP} N_{CP} / 2 + f_i N_i)$   
 $I_{CC} = \text{Quiescent Current (} I_{CC1}, I_{CC4} \text{ and } I_{CC2} \text{)}$   
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input}$   
 $D_H = \text{Duty Cycle for TTL Inputs High}$   
 $N_T = \text{Number of TTL Inputs at } D_H$   
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$   
 $f_{CP} = \text{Clock Frequency for Register Devices (Zero for Non-Register Devices)}$   
 $N_{CP} = \text{Number of Clock Inputs at } f_{CP}$   
 $f_i = \text{Input Frequency}$   
 $N_i = \text{Number of Inputs at } f_i$

**SWITCHING CHARACTERISTICS OVER OPERATING RANGE<sup>(3)</sup>**

Symbol	Parameter	Condition <sup>(1)</sup>	FCT3646/3648/ 3651/3652				FCT3646A/3648A/ 3651A/3652A				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	Min. <sup>(2)</sup>	Max.	
tPLH tPHL	Propagation Delay Bus to Bus	CL = 50pF RL = 500Ω	2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPZH tPZL	Output Enable Time, $\bar{G}$ , DIR to Bus (646, 648 only)		2.0	14.0	2.0	15.0	2.0	9.8	2.0	10.5	ns
tPZH tPZL	Output Enable Time, GAB, GBA to Bus (651, 652 only)		2.0	14.0	2.0	15.0	2.0	9.8	2.0	10.5	ns
tPHZ tPLZ	Output Disable Time, $\bar{G}$ , DIR to Bus (646, 648 only)		2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPHZ tPLZ	Output Disable Time, GAB, GBA to Bus (651, 652 only)		2.0	9.0	2.0	11.0	2.0	6.3	2.0	7.7	ns
tPLH tPHL	Propagation Delay Clock to Bus		2.0	9.0	2.0	10.0	2.0	6.3	2.0	7.0	ns
tPLH tPHL	Propagation Delay SBA or SAB to Bus		2.0	11.0	2.0	12.0	2.0	7.7	2.0	8.4	ns
tsu	Set-up Time HIGH or LOW Bus to Clock		4.0	—	4.5	—	2.0	—	2.0	—	ns
th	Hold Time HIGH or LOW Bus to Clock		2.0	—	2.0	—	1.5	—	1.5	—	ns
tw	Clock Pulse Width, HIGH or LOW		6.0	—	6.0	—	5.0	—	5.0	—	ns

**NOTES:**


1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Propagation Delays and Enable/Disable times are with  $V_{CC} = 3.3V \pm 0.3V$ , Normal Range. For  $V_{CC} = 2.7V$  to  $3.6V$ , Extended Range, all Propagation Delays and Enable/Disable times should be degraded by 20%.

3094 tbl 08



## TEST CIRCUITS AND WAVEFORMS

### TEST CIRCUITS FOR ALL OUTPUTS



3094 drw 09

### SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other tests	Open

#### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.


3094 Ink 09

### SET-UP, HOLD AND RELEASE TIMES




3094 drw 10

### PULSE WIDTH




3094 drw 11

### PROPAGATION DELAY



3094 drw 12

### ENABLE AND DISABLE TIMES




3094 drw 13

#### NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- Pulse Generator for All Pulses: Rate  $\leq 1.0$  MHz;  $t_f \leq 2.5$  ns;  $t_r \leq 2.5$  ns.
- If  $V_{CC}$  is below 3V, input voltage swings should be adjusted not to exceed  $V_{CC}$ .

**ORDERING INFORMATION**



3094 drw 14