




Am79530/Am79531/ Am79534/Am79535

Subscriber Line Interface Circuit

DISTINCTIVE CHARACTERISTICS

- Programmable constant current feed
- Line-feed characteristics independent of battery variations
- Programmable loop detect threshold
- On-chip switching regulator for low-power dissipation
- Pin for external ground-key noise filter capacitor available
- Ground-key detect
- Low standby power
- Two-wire impedance set by single external impedance
- Polarity reversal feature
- Tip open state for ground start lines
- Test relay driver optional

BLOCK DIAGRAM




Notes: Am79530—E₀ and E₁ inputs; ring relay sourced internally to BGND; no test relay driver.
 Am79531—E₀ and E₁ inputs; ring relay sourced internally to BGND; no test relay driver; ground-key filter pin.
 Am79534—E₀ and E₁ inputs; ring and test relay drivers sourced internally to BGND.
 Am79535—E₀ and E₁ inputs; ring relay driver sourced internally to BGND; ground-key filter pin.
 Current gain (K_i) = 1000 for all parts.


This document contains information on a product under development at Advanced Micro Devices, Inc. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice.

CONNECTION DIAGRAMS
Top View

Am79530




Am79531




Note: Pin 1 is marked for orientation.

CONNECTION DIAGRAMS (continued)

Am79534




Am79535



- Notes: 1. Pin 1 is marked for orientation.
 2. TP is a thermal conduction pin tied to substrate (Q_{BAT}).

ORDERING INFORMATION
Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations	
AM7953X	DC, JC, PC
	-1DC, -1JC, -1PC
	-2DC, -2JC, -2PC

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

*The performance specifications contained in this data sheet are valid for the commercial temperature range only. See the SLIC Extended Temperature Supplement for information on industrial temperature range (-40°C to +85°C) specifications.



PIN DESCRIPTION

AGND

Ground (Am79534 and Am79535)

Analog (Quiet) ground.

DGND

Ground (Am79534 and Am79535)

Digital ground.

AGND/DGND

Ground (Am79530, Am79531)

Analog and digital ground are connected internally to a single pin.

AX(TIPX)

(Output)

Output of A(TIP) power amplifier.

BGND

Ground

Battery (power) ground.

BX(RINGX)

(Output)

Output of B(RING) power amplifier.

C₃–C₁

Decoder (Inputs)

TTL compatible. C₃ is MSB and C₁ is LSB.

C₁

Test Relay Driver Command (Input) (Am79534)

TTL compatible. A logic Low enables the driver.

CHCLK

Chopper Clock (Input)

Input to switching regulator (TTL compatible). Frequency = 256 kHz (Nominal).

CHS

Chopper Stabilization (Input)

Connection for external stabilization components.

DA

Ring Trip Negative (Input)

Negative input to ring trip comparator.

DB

Ring Trip Positive (Input)

Positive input to ring trip comparator.

$\overline{\text{DET}}$

Detector (Output)

When enabled, a logic Low indicates that the selected detector is tripped. The detector is selected by the logic inputs (C₃–C₁, E₀, E₁). The output is open-collector with a built-in 15K pull-up resistor.

E₀

Read Enable (Input)

(Am79530, Am79531, and Am79534)

A logic High enables $\overline{\text{DET}}$. A logic Low disables $\overline{\text{DET}}$.

E₁

Ground Key Enable (Input)

When E₀ is High, E₁ = High connects the ground-key detector to $\overline{\text{DET}}$, and E₁ = Low connects the off-hook or ring trip detector to $\overline{\text{DET}}$.

GKFIL

Ground-Key Filter Capacitor Connection (Am79531 and Am79535)

An external capacitor for filtering out high-frequency noise from the ground-key loop can be connected to this pin. An internal 36K –20%, +40% resistor is provided to form an RC filter with the external capacitor.

In versions which have a GKFIL pin, 3.3 nF minimum capacitance must be connected from the GKFIL pin to ground.

HPA

A(TIP) side of high-pass filter capacitor.

HPB

B(RING) side of high-pass filter capacitor.

L

Switching Regulator Power Transistor (Output)

Connection point for filter inductor and anode of catch diode. This pin will have up to 60 V of pulse waveform on it and must be isolated from sensitive circuits. Extreme care must be taken to keep the diode connections short because of the high currents and high di/dt.

Q_{BAT}

Quiet Battery

Filtered battery supply for the signal processing circuits.

R₀

Threshold modification and filter point for the off-hook detector.

R_{DC}

Connection point for the DC feed current programming network. The other end of the network connects to the Receiver Summing Node (RSN). The sign of V_{ROC} is minus for normal polarity and plus for reverse polarity.

RINGOUT

Ring Relay Driver (Output)

Sourcing from BGND with internal diode to Q_{BAT}

TESTOUT
Test Relay Driver (Output) (Am79534)

Sourcing from BGND with internal diode to Q_{BAT}

RSN
Receive Summing Node (Input)

The metallic current (both AC and DC) between A(TIP) and B(RING) is equal to 1000 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node. This node is extremely sensitive. Care should be taken to route the 256-kHz chopper clock and switch lines away from the RSN node.

 V_{BAT}

Connected to office battery supply through an external protection diode.

 V_{CC}

+5-V power supply.

 V_{EE}

-5-V power supply.

 V_{REG}
Regulated Voltage (Input)

Provides negative power supply for power amplifiers and connection point for inductor, filter capacitor, and chopper stabilization.

 V_{TX}
Transmit Audio (Output)

This output is a unity gain version of the AX(TIPX) and BX(RINGX) metallic voltage. The other end of the two-wire input impedance programming network connects here.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature	−55°C to +150°C
V _{CC} with respect to AGND/DGND	−0.4 V to +7.0 V
V _{FE} with respect to AGND/DGND	+0.4 V to −7.0 V
V _{RAT} with respect to AGND/DGND	+0.4 V to −70 V

Note: Rise time of V_{RAT} (dv/dt) must be limited to 27 V/μs or less when Q_{RAT}bypass = 0.33 μF.

BGND with respect to AGND/DGND	+1.0 V to −3.0 V
AX(TIPX) or BX(RINGX) to BGND:	

Continuous	−70 V to +1.0 V
10 ms (F = 0.1 Hz)	−70 V to +5.0 V
1 μs (F = 0.1 Hz)	−90 V to +10 V
250 ns (F = 0.1 Hz)	−120 V to +15 V

Current from AX(TIP) or BX(RING) ±150 mA

Voltage on RINGOUT BGND to 70 V above Q_{RAT}

Voltage on TESTOUT BGND to 70 V above Q_{RAT}

Current through Relay Drivers 60 mA

Voltage on Ring Trip Inputs

(DA and DB) V_{RAT} to 0 V

Current into Ring Trip Inputs ±10 mA

Peak Current into Regulator

Switch (L pin) 150 mA

Switcher Transient Peak Off

Voltage on L pin +1.0 V

C4–C1, E1, CHCLK to

AGND/DGND −0.4 V to V_{CC} + 0.4 V

Maximum Power Dissipation, T_A (see note) 70°C

In 28-pin ceramic DIP package 2.58 W

In 28-pin plastic DIP package 1.4 W

In 32-pin PLCC package 1.74 W

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never see this temperature and operation above 145°C junction temperature may degrade device reliability. See SLIC Packaging Considerations section for more information.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may effect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature	0°C to +70°C
V _{CC}	4.75 V to 5.25 V
V _{FE}	−4.75 V to −5.25 V
V _{RAT}	−40 V to −63 V
AGND/DGND	0 V

BGND with respect to

AGND/DGND −100 mV to +100 mV

Load Resistance on V_{TX} to Ground 10 Kohm Min

“−2” performance grade SLICs are functional from −40°C to +85°C. See the SLIC Extended Temperature Supplement for information on industrial temperature range (−40°C to +85°C) specifications.

Operating ranges define those limits between which the functionality of the device is guaranteed.

ELECTRICAL CHARACTERISTICS over operating range
Am79530/Am79531/Am79534/Am79535 (see Note 1)

Description	Test Conditions	Preliminary				Unit
		P.G.*	Min	Typ	Max	
Analog (V_{rx}) Output Impedance (Note 5)				3		ohm
Analog (V_{rx}) Output Offset		-1	-35 -30		+35 +30	mV
Analog (RSN) Input Impedance (Note 5)	300 Hz to 3.4 kHz			1	20	ohm
Longitudinal Impedance at AX or BX					35	
Overload Level	four-wire		-3.1		+3.1	Vpk
$Z_{2WIN} = 600$ to 900 ohms (Note 2)	two-wire					
Transmission Performance, two-wire impedance						
Two-Wire Return Loss (See Test Circuit D) (Notes 5, 10)	300 Hz to 500 Hz 500 Hz to 2500 Hz 2500 Hz to 3400 Hz		26 26 20			dB
Longitudinal Balance (two-wire and four-wire, see Test Circuit C)						
$R_i = 600$ ohms	300 Hz to 3400 Hz		48			dB
Longitudinal to Metallic L-T, L-4		-1	52			
Longitudinal to Metallic L-T and L-4 for trimmed version (consult factory)	200 Hz to 1000 Hz 1000 Hz to 3400 Hz 200 Hz to 3400 Hz (Reverse polarity)	-2**	63 58 54	70 70		dB
Longitudinal Signal Generation 4-L	300 Hz to 800 Hz 300 Hz to 800 Hz	-1	40 42			
Longitudinal Current Capability per Wire (Note 5)	Active State			25		mA
	Disable State			18		RMS
Insertion Loss (two-wire to four-wire and four-wire to two-wire, see Test Circuits A and B)						
Gain Accuracy	0 dBm, 1 kHz	-1	-0.15 -0.1		+0.15 +0.1	dB
Variation with Frequency (Note 5)	300 Hz to 3400 Hz Relative to 1 kHz		-0.1		+0.1	dB
Gain Tracking (Note 5)	+7 dBm to -55 dBm Reference: 0 dBm		-0.1		+0.1	dB
Balance Return Signal (four-wire to four-wire, see Test Circuit B)						
Gain Accuracy (Note 3)	0 dBm, 1 kHz	-1	-0.15 -0.1		+0.15 +0.1	dB
Variation with Frequency (Notes 3, 5)	300 Hz to 3400 Hz Relative to 1 kHz		-0.1		+0.1	dB
Gain Tracking (Note 5)	+3 dBm to -55 dBm Reference: 0 dBm		-0.1		+0.1	dB
Group Delay (Notes 5, 12)	$F = 1$ kHz			5.3		μ s
Total Harmonic Distortion (two-wire to four-wire or four-wire to two-wire, see Test Circuits A and B)						
Total Harmonic Distortion	0 dBm, 300 Hz-3.4 kHz +9 dBm, 300 Hz-3.4 kHz			-64 -55	-50 -40	dB

*P.G. = Performance Grade

**All other performance parameters equivalent to -1 grade.
Normal Polarity only.

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions	Preliminary				Unit
		P.G.	Min	Typ	Max	
Idle Channel Noise						
C-Message Weighted Noise (Notes 5, 7)	two-wire	-1		+7 +7	+15 +12	dBrnC
	four-wire	-1		+7 +7	+15 +12	dBrnC
Psophometric Weighted Noise (Note 7)	two-wire	-1		-83 -83	-75 -78	dBmp
	four-wire	-1		-83 -83	-75 -78	dBmp
Single Frequency Out-of-Band Noise (see Test Circuit E)						
Metallic (Notes 4, 5, 9) (Notes 4, 5)	4 kHz to 9 kHz			-76		dBm
	9 kHz to 1 MHz			-76		
	256 kHz and harmonics			-57		
Longitudinal (Notes 4, 5, 9) (Notes 4, 5)	1 kHz to 15 kHz			-70		dBm
	Above 15 kHz			-85		
	256 kHz and harmonics			-57		
DC Feed Currents (see Figures 1a, 1b, 1c) Battery = -48 V						
Active Mode Loop Current Accuracy	I_{LOOP} (nominal) = 40 mA			-7.5	+7.5	%
Disable Mode	$R_L = 600$ ohms			18	20	mA
Tip Open Mode	$R_L = 600$ ohms				1.0	
Open Circuit Mode	$R_L = 0$ ohms				1.0	
Fault Current Limit, I_{LLIM} ($I_{AX} + I_{BX}$)	AX and BX shorted to ground				130	mA
Power Dissipation Battery = -48 V, Normal Polarity						
On-Hook Open Circuit		-1		35 35	120 80	mW
On-Hook Disable Mode		-1		135 135	250 200	
On-Hook Active Mode		-1		200 200	400 300	
Off-Hook Disable Mode	$R_L = 600$ ohms			500	750	
Off-Hook Active Mode	$R_L = 600$ ohms			650	1000	
Supply Currents						
V_{CC} On-Hook Supply Current	Open Circuit Mode			3.0	4.5	mA
	Disable Mode			6.0	10.0	
	Active Mode			7.5	12.0	
V_{EE} On-Hook Supply Current	Open Circuit Mode			1.0	2.3	mA
	Disable Mode			2.2	3.5	
	Active Mode			2.7	6.0	
V_{BAT} On-Hook Supply Current	Open Circuit Mode			0.4	1.0	mA
	Disable Mode			3.0	5.0	
	Active Mode			4.0	6.0	

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions	Preliminary				Unit
		P.G.	Min	Typ	Max	
Power Supply Rejection Ratio (Vripple = 50 mV RMS)						
V _{CC} (Notes 6, 7)	50 Hz to 3400 Hz	-1	25 30	45 45		dB
	3.4 kHz to 50 kHz	-1	22 25	35 35		dB
V _{EE} (Notes 6, 7)	50 Hz to 3400 Hz	-1	20 25	40 40		dB
	3.4 kHz to 50 kHz	-1	10 10	25 25		dB
V _{BAT} (Notes 6, 7)	50 Hz to 3400 Hz	-1	27 30	45 45		dB
	3.4 kHz to 50 kHz	-1	20 25	40 40		dB
Off-Hook Detector						
Current Threshold Accuracy	I _{DET} = 365/R ₀ Nominal		-20		+20	%
Ground-Key Detector Thresholds, Active Mode, Battery = -48 V (see Test Circuit F)						
Ground-Key Resistance Threshold	B(Ring) to GND		2.0	5.0	10.0	Kohm
Ground-Key Current Threshold (Note 8)	B(Ring) to GND			9		mA
	Midpoint to GND			9		
Ring Trip Detector Input						
Bias Current			-5	-0.05		μA
Offset Voltage (Note 11)	Source Resistance 0 to 2 Mohm		-50	0	+50	mV
Logic Inputs (C₁, C₂, C₃, C₄, E₀, E₁, and CHCLK)						
Input High Voltage			2.0			V
Input Low Voltage					0.8	V
Input High Current			-75		40	μA
Input Low Current			-0.4			mA
Logic Output (\overline{DET})						
Output Low Voltage	I _{OUT} = 0.8 mA				0.4	V
Output High Voltage	I _{OUT} = -0.1 mA		2.4			V

SWITCHING CHARACTERISTICS
Am79530/Am79531/Am79534/Am79535

Parameter		Test Conditions	Min	Typ	Max	Unit
tgkde	E_i High to \overline{DET} High ($E_o = 1$)	Ground-Key Detect Mode R_L Open, R_G Connected (see Test Circuit H)			3.8	μ s
	E_i High to \overline{DET} Low ($E_o = 1$)				1.1	
tshde	E_i Low to \overline{DET} Low ($E_o = 1$)	Switch Hook Detect Mode $R_L = 600$ ohms, R_G Open (see Test Circuit G)			1.2	μ s
	E_i Low to \overline{DET} High ($E_o = 1$)				3.8	
tshdd	E_o High to \overline{DET} Low ($E_i = 0$)				1.1	μ s
tshd0	E_o Low to \overline{DET} High ($E_i = 0$)				3.8	
tgkdd	E_o High to \overline{DET} Low ($E_i = 1$)				1.1	μ s
tgkd0	E_o Low to \overline{DET} High ($E_i = 1$)				3.8	


Table 1. SLIC Decoding

State	C_3	C_2	C_1	Two-Wire Status	\overline{DET} Output	
					$E_o = 1^*$ $E_i = 0$	$E_o = 1^*$ $E_i = 1$
0	0	0	0	Open Circuit	Ring Trip	Ring Trip
1	0	0	1	Ringing	Ring Trip	Ring Trip
2	0	1	0	Active	Loop Det.	Ground Key
3	0	1	1	Disable	Loop Det.	Ground Key
4	1	0	0	Tip Open	Loop Det.	—
5	1	0	1	Reserved	Loop Det.	—
6	1	1	0	Active Polarity Reversal	Loop Det.	Ground Key
7	1	1	1	Disable Polarity Reversal	Loop Det.	Ground Key

For the Am79530, Am79531, Am79534, and Am79535, a logic Low on E_o disables the \overline{DET} output into the open-collector state.

SWITCHING WAVEFORMS



Am79530/Am79531/Am79534/Am79535



Note: All delays measured at 1.4-V level.

11701B-002

Relay Driver Specifications



11701B-003

Description	Test Conditions	Min	Typ	Max	Unit
Relay Driver Outputs (RINGOUT, TESTOUT)					
On Voltage	50 mA Source	BGND -2	BGND -0.95		V
Off Leakage			0.5	100	μA
Clamp Voltage	50 mA Sink	Q _{BAT} -2			V

Notes:

- Unless otherwise noted, test conditions are: Battery = -48 V, V_{CC} = +5 V, V_{EE} = -5 V, R_L = 600 ohms, C_{HP} = 0.22 μF, R_{DC1} = R_{DC2} = 31.25K, C_{DC} = 0.1 μF, R_d = 51.1K, no fuse resistors, two-wire AC output impedance, programming impedance (Z_T) = 600K resistive, receive input summing impedance (Z_{RX}) = 300K resistive. (See Table 2 for component formulas.)
- Overload level is defined when THD = 1%.
- Balance return signal is the signal generated at V_{TX} by V_{RX}. This spec assumes that the two-wire AC load impedance matches the impedance programmed by Z_T.
- These tests are performed with a longitudinal impedance of 90 ohms and metallic impedance of 300 ohms for frequencies below 12 kHz and 135 ohms for frequencies greater than 12 kHz. These tests are extremely sensitive to circuit board layout.
- Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- When the SLIC is in the Anti-sat 2 operating region, this parameter will be degraded. The exact degradation will depend on system design. The Anti-sat 2 region occurs at high loop resistances when |V_{BAT}| - |V_{AX} - V_{BX}| is less than approximately 11 V.
- "Midpoint" is defined as the connection point between two 300-ohm series resistors connected between A(TIP) and B(RING).
- Fundamental and harmonics from 256-kHz switch-regulator chopper are not included.
- Assumes the following Z_T network:




- Tested with 0 ohm source impedance. Two Mohms is specified for system design purposes only.
- Group delay can be considerably reduced by using a Z_T network such as that shown in Note 10 above. The network will reduce the group delay to less than 2 μs. The effect of group delay on linecard performance may be compensated for by using SLAC or DSLAC devices.

Table 2. User-Programmable Components

$Z_T = 1000(Z_{ZWIN} - 2R_F)$	<p>Z_T is connected between the V_{TX} and RSN pins. The fuse resistors are R_F, and Z_{ZWIN} is the desired two-wire AC input impedance. When computing Z_T, the internal current amplifier pole and any external stray capacitance between V_{TX} and RSN must be taken into account.</p>
$Z_{RX} = \frac{Z_L}{G42L} \cdot \frac{1000 Z_T}{Z_T + 1000(Z_L + 2R_F)}$	<p>Z_{RX} is connected from V_{RX} to the RSN pin and Z_T is defined above and G42L is the desired receive gain.</p>
$R_{DC1} + R_{DC2} = 2500/I_{FFFD}$ $C_{DC} = (1.5 \text{ ms})(R_{DC1} + R_{DC2})/(R_{DC1}R_{DC2})$	<p>R_{DC1}, R_{DC2}, and C_{DC} form the network connected to the R_{DC} pin. R_{DC1} and R_{DC2} are approximately equal.</p>
$R_D = 365/I_T, C_D = 0.5 \text{ ms}/R_D$	<p>R_D and C_D form the network connected from R_D to -5 V, and I_T is the threshold current between on-hook and off-hook.</p>



Constant current region: $I_L = \frac{2500}{R_{DC}}$


Anti-sat 1 region: $V_{AX - BX} = 45.78 - \frac{R_{DC}}{152.6} I_L$

Anti-sat 2 region: $V_{AX - BX} = 1.067 |V_{BAT}| - 12.22 - \left(0.0128 + \frac{R_{DC}}{1523}\right) I_L$

See Figure 1c.

11701B-004

Figure 1a. Load Line (Typical)



Load Current versus Load Resistance—Am79530/Am79531/Am79534/Am79535


$V_{BAT} = -47.3$ V

$R_{DC} = 62.5$ K

See Figure 1c.

11701B-005

Figure 1b. Feed Characteristics (Typical)




Current programmed by R_{DC1} and R_{DC2} .


11701B-006

Figure 1c. Feed Programming


TEST CIRCUITS



A. Two-to-Four Wire Insertion Loss




B. Four-to-Two Wire Insertion Loss and Balance Return Signal



S2 Open, S1 Closed:
 L-T Long. Bal. = $20 \log (V_{AB} / E)$
 L-4 Long. Rej. = $20 \log (V_{TX} / E)$

S2 Closed, S1 Open:
 4-L Long. Sig. Gen. = $20 \log (V_L / V_{RX})$

C. Longitudinal Balance




Z_0 : The desired impedance (e.g., the characteristic impedance of the line).
 Return Loss = $-20 \log (2 V_M / V_S)$


D. Two-Wire Return Loss Test Circuit

15772A-017a


TEST CIRCUITS (continued)




E. Single-Frequency Noise



F. Ground-Key Detection



G. Loop Detector Switching



H. Ground-Key Switching

15772A-017b