ezv technologies

CCD65 Series Ceramic Pack Electron Multiplying CCD Sensor

INTRODUCTION

The CCD65 is part of the new L3Vision[®] range of products from e2v technologies. This device uses a novel output amplifier circuit that is capable of operating at an equivalent output noise of less than one electron at pixel rates of over 11 MHz (corresponding to a field rate of 50 Hz). This makes the sensor well suited for scientific imaging where the illumination is limited or for video applications at very low light levels.

The sensor is a frame transfer device and operates in inverted mode to suppress dark current as this is now the dominant noise source (even at 50 Hz field rate).

The multiplication gain may be varied by adjustment of the multiplication phase amplitude R \varnothing 2HV.

The device functions by converting photons to charge in the image area during the integration time period, then transferring this charge through the image and store sections into the readout register. Following transfer through the readout register, the charge is multiplied in the gain register prior to conversion to a voltage by a low noise output amplifier.

Variants exist to provide the following options:

- Optional anti-blooming
- 525- or 625-line format

Note that e2v technologies also supply modules for operating devices at TV rates.

GENERAL DATA

Active imag	e are	за									11.	52	Х	8.6	64 r	nm
Image section	on ad	ctiv	re p	bixe	ls:											
625-line .											576	(⊢	1);	x 2	88	(∨)
525-line .											576	(⊢	1);	x 2	44	(∨)
Image pixel	size:															
625-line .													20	X	30	μm
525-line .												20) x	35	5.5	μm
Number of a	outp	ut a	am	plif	iers	5										1
Fill factor (fe	or no	on-a	ant	iblo	on	ned	de	evic	es)						100)%
Additional d	lark i	refe	erer	nce	cc	lur	nns	3								15
Additional c	vers	car	n ro	ows	:											
625-line .																8
525-line .																6
Spectral ran	ige										4	-00	-	10	60	nm



PACKAGE DETAILS (Nominal, see Fig. 19) Ceramic Package 36-pin PGA (non-Peltier cooled)

Overall dimensions									27	x 27	′ mm
Number of pins .								36	+ '	1 loc	ator)
nter-pin spacing								2.54	\pm	0.15	i mm
Opposite row spacir	ng							22.86	\pm	0.25	i mm
Window material											glass
Mounting position											any
Height of active sur	fac	ea	abo	ve	bas	se		1.65	+	0.15	i mm

STORAGE AND OPERATION TEMPERATURE EXTREMES

	MIN	MAX
Storage temperature (°C)	-200	+ 100
Operating temperature (°C)	- 120	+ 75
Temperature ramping (°C/min)	-	5

Note: Operation or storage in humid conditions may give rise to ice on the sensor surface on cooling, causing irreversible damage.

e2v technologies limited, Waterhouse Lane, Chelmsford, Essex CM1 2QU England Telephone: +44 (0)1245 493493 Facsimile: +44 (0)1245 492492 e-mail: enquiries@e2vtechnologies.com Internet: www.e2vtechnologies.com Holding Company: e2v holdings limited

e2v technologies inc. 4 Westchester Plaza, PO Box 1482, Elmsford, NY10523-1482 USA Telephone: (914) 592-6050 Facsimile: (914) 592-5148 e-mail: enquiries@e2vtechnologies.us

A1A-CCD65_Series_Ceramic Issue 7, June 2004

TYPICAL PERFORMANCE SPECIFICATIONS

The following are specified for standard 625-line, 50 Hz operating mode at typical operating voltages. Parameters are given at 293 K unless specified otherwise. Where parameters differ in normal and high gain modes, both are given. Where parameters differ for 525-line, 60 Hz operation, this figure is stated in brackets.

PARAMETER	UNIT	MIN	TYPICAL	MAX
Output amplifier responsivity (normal mode)	µV/e−	-	1.0	-
Multiplication register gain (see notes 1, 2 and 3)		1	-	1000
Peak signal - non-antiblooming (normal mode)	e ⁻ /pixel	100k	250k (290k)	-
Peak signal - antiblooming (normal mode)	e ⁻ /pixel	60k	150k (170k)	-
Charge handling capacity of gain register	e ⁻ /pixel	-	600k	-
Peak output voltage (normal mode)	V	-	0.25 (0.29)	-
Peak output voltage (high gain mode)	V	-	0.6	-
Readout noise at 50 Hz (normal mode) (see notes 4 and 5)	e ⁻ rms	_	100	_
Readout noise at 50 Hz (high gain mode) (see note 4)	e ⁻ rms	-	<1	-
Dark signal at 293 K (see note 6)	e ⁻ /pixel/s	-	290 (340)	500
Dark signal non-uniformity (DSNU) at 293 K (see notes 5 and 7)	e ⁻ /pixel/s	_	120 (140)	_
Dark signal at 273 K (see note 6)	e ⁻ /pixel/s	-	40 (50)	80
Dark signal non-uniformity (DSNU) at 273 K (see notes 5 and 7)	e ⁻ /pixel/s	_	16 (20)	-
Dynamic range (see note 8)		-	see note 8	-
Excess noise factor (see note 9)		-	$\sqrt{2}$	-
Maximum parallel transfer frequency	MHz	-	-	1

NOTES

- 1. The typical dependence of gain on $R\emptyset$ 2HV is shown in Fig. 1.
- 2. The variation of gain with $R \not \! \! \oslash 2HV$ at different temperatures is shown in Fig. 1.
- 3. Some increase of RØ2HV may be required throughout life to maintain gain performance. Adjustment of RØ2HV should be limited to the maximum specified under Operating Conditions.
- 4. A frame rate of 50 Hz corresponds to 625-line TV operation (a pixel rate of 11 MHz).
- 5. These noise values are dominated by reset noise in the output amplifier and it is assumed that correlated double sampling (CDS) is not being employed. If CDS is used to suppress the reset component, a noise of 10 e⁻ can typically be achieved at a pixel rate of 1 MHz with a noise floor of 4 e⁻ rms. At 11 MHz TV rate the noise with CDS is about 35 e⁻ and, assuming a 20 pF load, the output will be settled to 1%. These values are inferred by design and not measured.
- 6. For the variation of dark signal with temperature, refer to Fig. 2. The dark signal has the usual temperature dependent component and an additional weakly temperature dependent component, which is independent of the integration time.
- 7. DSNU is defined as the 1σ variation of the dark signal.
- 8. Dynamic range is defined as the maximum output signal divided by the total noise referenced to the input of the readout register. As gain is increased, the effective readout noise decreases with a consequential increase in dynamic range. This improvement continues until the pixel full well with applied gain exceeds the charge handling capacity of the gain register. This is illustrated in Fig. 3 for an output amplifier noise of 100 e⁻.
- 9. The excess noise factor is defined as the factor by which the multiplication process increases the shot noise on the image when multiplication gain is used.

DEVICE COSMETIC PERFORMANCE

Grade 1 devices are supplied to the blemish specification shown below.

Note that incorrect biasing of the device may result in spurious dark or white blemishes appearing. These will be eliminated if the biases are adjusted.

Test Conditions

Operating mode	Device run in standard 2-phase interlace TV mode (50 Hz field rate for 625-line devices, 60 Hz field rate for 525-line devices).
Sensor temperature	18 ± 3 °C.
Multiplication gain	Set to approximately 1000.
Illumination	Set to give a signal level of approximately 50 e ⁻ /pixel/field (roughly corresponding to quarter moonlight scene illumination through an f/1.4 lens).

BLEMISH SPECIFICATION

Black Columns	Black defects are counted when they have a responsivity of less than 80% of the local mean signal at approximately the specified multiplication gain and level of illumination. A black column contains at least 9 contiguous black defects.
White Columns	White defects are pixels having a dark signal generation rate corresponding to an output signal of greater than 5% of multiplication register capacity at a gain of 1000. A white column contains at least 9 contiguous white defects.
Pin-Head Columns	Pin-head columns are manifest as a partial dark column with a bright pixel showing photoresponse at the end of the column nearest to the readout register. Pin-head columns are counted when the black column has a responsivity of less than 80% of the local mean signal at approximately the specified multiplication gain and level of illumination. A pin-head column contains at least 9 black defects.

SPECIFICATION FOR GRADE 1 DEVICES

PARAMETER	SPECIFICATION
White Columns	0
Black Columns	0
Pin-head Columns	0

ORDERING INFORMATION

PART NUMBER	FORMAT	OPERATING MODE	ANTI-BLOOMING	WINDOW
CCD65-06-*-A81	625-line	IMO	Shielded	Permanent
CCD65-06-*-A82	625-line	IMO	None	Temporary
CCD65-05-*-A83	525-line	IMO	Shielded	Permanent
CCD65-05-*-A84	525-line	IMO	None	Temporary
CCD65-05-*-B44	525-line	IMO	None	Permanent
CCD65-06-*-B45	625-line	IMO	None	Permanent
CCD65-06-*-B46	625-line	IMO	Shielded	Temporary
CCD65-05-*-B47	525-line	IMO	Shielded	Temporary

Figure 1: TYPICAL VARIATION OF MULTIPLICATION GAIN WITH $R \not \! \oslash 2HV$ AT DIFFERENT TEMPERATURES



Figure 2: TYPICAL VARIATION OF DARK SIGNAL WITH TEMPERATURE



Figure 3: TYPICAL VARIATION OF INTRA-SCENE DYNAMIC RANGE WITH GAIN (Non-antibloomed)

Assumed amplifier noise $= 100 \text{ e}^- \text{ rms}$ (no CDS). See note 8 for the definition of dynamic range.



Figure 4: TYPICAL SPECTRAL RESPONSE OF ANTIBLOOMED AND NON-ANTIBLOOMED DEVICES AT T = 20 $^\circ\text{C}$



Figure 5: TYPICAL HORIZONTAL RESOLUTION



Figure 6: TYPICAL VERTICAL RESOLUTION Vertical MTF shown for 625-line devices



ABSOLUTE MAXIMUM RATINGS

Maximum ratings are with respect to SS.

PIN	CONNECTION	MIN (V)	MAX (V)
1	SS		0
2	ABD	-0.3	+ 25
3	RØ2	- 20	+ 20
4	RØ1	- 20	+ 20
5	RØ3	- 20	+ 20
6	RØ2HV	- 20	+ 50
7	RØDC	- 20	+ 20
8	n.c.		
9	DD	-0.3	+ 25
10	SS		0
11	RD	-0.3	+ 25
12	OG	- 20	+ 20
13	ØR	- 20	+ 20
14	GD	-0.3	+ 25
15	n.c.		
16	n.c.		
17	n.c.		
18	n.c.		
19	SS		0
20	DOD	-0.3	+ 32
21*	DOS	-0.3	+ 25
22*	OS	-0.3	+ 25
23	OD	-0.3	+ 32
24	RØ3	- 20	+ 20
25	RØ1	- 20	+ 20
26	RØ2	- 20	+ 20
27	ABG	- 20	+ 20
28	SS		0
29	n.c.		
30	SØ2	- 20	+ 20
31	SØ1	- 20	+ 20
32	n.c.		
33	IØ1	- 20	+ 20
34	IØ2	- 20	+ 20
35	n.c.		
36	n.c.		

n.c. not connected.

* Permanent damage may result if, in operation, OS or DOS experience short circuit conditions.

Maximum voltages between pairs of pins:

PIN	CONNECTION	PIN	CONNECTION	MIN (V)	MAX (V)
23	OD	22	OS	— 15	+ 15
20	DOD	21	DOS	— 15	+ 15
6	RØ2HV	7	RØDC	-20	+ 50
6	RØ2HV	24	RØ3	-20	+ 50
Outp	ut transistor curre		20		

ESD HANDLING PROCEDURES

CCD sensors, in common with most high performance IC devices, are static sensitive. In certain cases a static electricity discharge may destroy or irreversibly degrade the device. Accordingly, full anti-static handling precautions should be taken whenever using a CCD sensor or module. These include:

- Working at a fully grounded workbench.
- Operator wearing a grounded wrist strap.
- All receiving socket pins to be positively grounded.
- Unattended CCDs should not be left out of their conducting foam or socket.

All devices are provided with internal protection circuits to most gate electrodes but not to the other pins.

Evidence of incorrect handling will terminate the warranty.

EXPOSURE TO RADIATION

Exposure to radiation may irreversibly damage the device and result in degradation of performance. Users wishing to operate the device in a radiation environment are advised to consult e2v technologies.

OPERATING CONDITIONS

Typical operating voltages are as given in the table below. Some adjustment within the minimum-maximum range specified may be required to optimise performance.

CONNECTION	PULSE AMPLITUDE OR DC LEVEL (V)								
	Min	Typical	Мах						
IØ1,2 high	+5 (see note 10)	+7	+9 (see note 10)						
IØ1,2 low	-	-5	-						
SØ1,2 high	+5 (see note 10)	+7	+9 (see note 10)						
SØ1,2 low	-	-5	-						
RØ1,2,3 high	+ 10	+ 12	+ 13						
RØ1,2,3 low	-	0	-						
RØ2HV high	+ 20	+ 40	+50 (see note 3)						
RØ2HV low	0	+ 4	-						
ØR high	see note 11	+ 10	see note 11						
ØR low	-	0	-						
RØDC	+2	+ 4	+5						
OG	+1	+3	+5						
ABG	-	0	-						
SS	0	+ 4.5	+7						
OD, DOD	+ 25	+ 28	+ 32						
RD	+ 15	+ 18	+ 20						
ABD	+ 10	+ 15	+ 20						
GD	+ 15	+ 23	+ 25						
DD	+ 20	+ 24	+ 25						

NOTES

10. I \varnothing and S \varnothing adjustment may be common.

11. \emptyset R high level may be adjusted in common with R \emptyset 1,2,3.

An external load is required. This can either be a resistor of about 2 k Ω (non-critical) or a constant current type of about 10 mA. The total on-chip power dissipation is in the range 300 – 400 mW, depending on the details of the voltages and clock timings used.

DRIVE PULSE WAVEFORM SPECIFICATION

The following are suggested pulse rise and fall times.

CLOCK PULSE	TYPICAL RISE TIME (ns)	TYPICAL FALL TIME (ns)	TYPICAL PULSE OVERLAP
IØ	30	30	@90% points
SØ	30	30	@90% points
RØ1	10	10	@90% points
RØ2	10	10	@90% points
RØ3	10	10	@90% points
RØ2HV	25	25	see note 13
RØ2HV	Sine	Sine	Sinusoid- high on falling edge of $R ot \emptyset 1$

NOTES

12. Register clock pulses are as shown in the line timing diagram, Fig. 11.

13. An example clocking scheme is shown in Fig. 7. RØ2HV can also be operated with a normal clock pulse, as shown in Fig. 8. The requirement for successful clocking is that RØ2HV reaches its maximum amplitude before RØ1 goes low.

Figure 7: CLOCKING SCHEME FOR MULTIPLICATION GAIN (Sine wave clocking scheme)



Figure 8: CLOCKING SCHEME FOR MULTIPLICATION GAIN (Conventional clocking scheme)



PULSE TIMINGS AND OVERLAPS

Figure 9: RESET PULSE



 $T_W = 10 \text{ ns typical}$ $T_1 = \text{output valid}$ $T_2 > 0 \text{ ns}$

Figure 10: PULSE AND OUTPUT TIMING



ELECTRICAL	INTERFACE	CHARACTERISTICS
------------	-----------	-----------------

ELECTRODE CAPACITANCES AT MID CLOCK LEVELS				
Connection	Capacitance Inter-phase Total to SS Capacitances Capacitance		Total Capacitance	Units
IØ1	10	1	11	nF
IØ2	10	1	11	nF
SØ1	7.5	8.5	nF	
SØ2	7.5	1	8.5	nF
RØ1	45	73	118	рF
RØ2	32	41	73	рF
RØ3	67	70	137	рF
RØ2HV	35	45	80	рF
SERIES RESISTA	NCES			
Connection	Approxim	ate Total Series R	esistance	
IØ1		Ω		
IØ2		Ω		
SØ1		Ω		
SØ2		Ω		
RØ1	6			Ω
RØ2	6			Ω
RØ3		Ω		
RØ2HV		Ω		
APPROXIMATE	OUTPUT IMPEDA	NCE		
Large Signal Amplifier		250		Ω



Figure 11: LINE TIMING DIAGRAM (625-line TV)







Figure 13: LINE TIMING DIAGRAM (525-line TV)

Figure 14: FRAME TIMING DIAGRAM (525-line TV)





Figure 15: SCHEMATIC CHIP DIAGRAM (625-line)

Figure 16: SCHEMATIC CHIP DIAGRAM (525-line)



Figure 17: LINE OUTPUT FORMAT (625-line and 525- line)



NOTE

14. There is a 1 line propagation delay between transferring a line from the store section to the standard register and reading it out through the OS output amplifier.

Figure 18: OUTPUT CIRCUIT SCHEMATIC



Figure 19: PACKAGE OUTLINE (All dimensions without limits are nominal)





	11	12	13	14	15	16	17	18	\sim
10 ()	\odot	(o) 19							
9 💿									O 20
8 💿									(o) 21
7 💿									<u></u> 22
6 💿									o 23
5 💿									O 24
4 💿									0 25
3 💿		EXT	RA	PIN					O 26
2 💿	\odot	•							o 27
1 💿	\odot	o 28							
l	36	35	34	33	32	31	30	29	J

Ref	Millimetres		
A	26.92 ± 0.27		
В	10.05		
С	0.76		
D	4.52 ± 0.45		
E	1.65 ± 0.15		
F	0.46 ± 0.05		
G	2.54 ± 0.15		
Н	4.6 ± 0.3		
J	22.86		

Outline Notes

- 1. Pin 1 is identified by a spot on the upper face of the package, and the extra pin in the same corner.
- The device is normally supplied with a fixed, plain protective window as shown. The BK7 glass window is AR coated to give a total transmission that is typically >86% between 450 and 1000 nm. BK7 glass has a nominal refractive index of 1.517 at 588 nm. A removable plain window, or a fixed fibre-optic input, can be fitted if required.

Whilst e2v technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v technologies accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.