Philips Components

Data sheet						
status Product specification						
date of issue	June 1990					

FCB61C65(L/LL) 8 K x 8 Fast CMOS low-power static RAM

FEATURES

- Operating supply voltage 5 V ± 10%
- · Inputs and outputs ESD protected
- Automatic power-down after a completed read access
- · Access time: 55 ns and 70 ns
- · Low current consumption:

 $\begin{array}{ll} \text{active} & 70 \text{ mA max.} \\ \text{standby (TTL)} & 3 \text{ mA max.} \\ \text{standby (CMOS)} & 100 \, \mu \text{A max.} \end{array}$

(L-version)

standby (CMOS) 1 µA max.

(LL-version)

Suitable for battery back-up operation: (FCB61C65L/LL only) data retention voltage 2 V min. data retention current 50 µA max. (L-version)

1 μA max. (LL-version)

- Latched data outputs giving stable data between consecutive accesses
- · Easy memory expansion

data retention current

- · Common data I/O interface
- All inputs and outputs TTL and CMOS compatible
- All inputs have a Schmitt trigger switching action
- Three-state outputs
- Operating temperature 0 C to +70 C

GENERAL DESCRIPTION

The FCB61C65(L/LL) is a 65536-bit fast, low-power, static random access memory organized as 8192 words of 8 bits each.

The chip enable inputs $\overline{CE1}$ and CE2 are available for memory expansion and to control the low-power/ standby mode.

The device operates from a 5 V power supply and has an access time of 55 ns and 70 ns.

The FCB61C65(L/LL) is ideally suited for memory applications where fast access time, low power and ease of use are required.


The FCB61C65(L/LL) is a CMOS device which uses a 6 transistor memory cell.

The IC is fabricated in a CMOS double-metal single-poly process using ion-implanted silicon gate technology.

ORDERING AND PACKAGE INFORMATION

EXTENDED		PACKAGE					
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE			
FCB61C65 (L/LL)-XXP	28	DIL (600 mil)	plastic	SOT117			
FCB61C65 (L/LL)-XXT	28	SOXL (330 mil)	plastic	SOT213			

FCB61C65(L/LL)



FCB61C65(L/LL)


TRUTH TABLE

CE1	CE2	OE	WE	MODE	IDD	I/O PIN	REF. CYCLE
Н	Х	Х	Х	not selected	I _{SB} *	HIGH Z	
X	L	Х	X	not selected	Isb*	HIGH Z	
L	Н	L	Н	read	I _{DD} /I _{DD1} *	D OUT	read
L	Н	H	L	write	I _{DD}	DIN	write
L	Н	L	L	write	IDD	DIN	write
L	Н	Н	Н	ready-read	I _{DD} /I _{DD1} *	HIGH Z	

^{*} Including L/LL versions if input levels are CMOS.

PINNING

SYMBOL	PIN	DESCRIPTION	
n.c.	1	not connected	
A12	2	address input	
A7 to A0	3 to 10	address inputs	
I/O 1 to I/O 3	11 to 13	data inputs/outputs	
V _{SS}	14	ground	
I/O 4 to I/O 8	15 to 19	data inputs/outputs	
CE1	20	chip enable 1	
A10	21	address input	
ŌE	22	output enable	
A11, A9, A8	23 to 25	address inputs	
CE2	26	chip enable 2	
WE	27	write enable	
V_{DD}	28	+5 V supply	



FCB61C65(L/LL)

DECOUPLING ARRANGEMENTS

The FCB61C65(L/LL) is an address activated circuit. When an address change occurs, the operation is executed by an internal pulse generated from the Address Transition Detector (ATD). The current variation following an address or chip enable change may induce noise on the supply lines. This noise can be eliminated using a 100 nF capacitor with good high frequency characteristics as close as possible to the memory between VDD and VSS.

LIMITING VALUES

Limiting values are in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _I	voltage range on any pin with respect to V _{SS}	DC inputs max. pulse width = 50 ns	-0.5 -1.5	+7.0 +7.0	V
T _{amb}	operating ambient temperature	max. puise width = 30 hs	0	+70	°C
T _{bias}	temperature range with bias		-10	+85	°C
T _{stg}	storage temperature range		-55	+125	°C
P _{tot}	total power dissipation		-	1	W

Note

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to operation under the conditions specified in the DC and timing characteristics. Exposure to higher than the rated voltages for extended periods of time could effect device reliability.

HANDLING

Input and outputs are protected against electro static discharge in normal handling, however, to be totally safe it is desirable to take normal precautions appropriate to handling MOS devices.

RECOMMENDED OPERATION CONDITIONS

 $T_{amb} = 0 \text{ to } +70 \,^{\circ}\text{C}$

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _{DD}	supply voltage	4.5	5.5	V
V _{IH}	input voltage HIGH	2.2	V _{DD} +0.5	V
V _{IL}	input voltage LOW	-0.5*	0.8	V

 $^{^{\}star}$ V_{IL} = -1.5 V for a maximum pulse width of 50 ns.

June 1990

FCB61C65(L/LL)

DC CHARACTERISTICS

 V_{DD} = 5 V \pm 10%; T_{amb} = 0 to 70 °C. Typical readings taken at V_{DD} = 5 V; T_{amb} = 25 °C. All voltages are referenced to V_{SS} (0 V) unless otherwise specified. DC characteristics are valid after thermal equilibrium has been established.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
ILI	input leakage current	$V_I = V_{SS}$ to V_{DD}	-1	-	1	цΑ
lo	output leakage current	$\overline{CE1}$ or $\overline{OE} = V_{IH}$ or $\overline{CE2} = V_{IL}$; $V_{I/O} = V_{SS}$ to V_{DD}	-1	-	1	μΑ
I _{DD}	average operating current	cycle time 55 ns; 100% duty factor; note 1 I _{I/O} = 0 mA	-	40	70	mA
I _{DD}	average operating current	cycle time 70 ns; 100% duty factor; note 1				
1	50	$I_{I/O} = 0 \text{ mA}$	-	35	60	mA
I _{DD1}	DC operating current	$\overline{WE} = V_{IH}; I_{I/O} = 0 \text{ mA}; f = 0 \text{ Hz}$ $\overline{WE} = \text{CMOSH}; V_I = \text{CMOS};$ note 2	-	3	6	mA
IDDLL IDDLL	FCB61C65L only FCB61C65LL only		-	2 0.05	100	μΑ μΑ
I _{SB}	standby current	$\overline{CE1} = V_{IH} \text{ or } \overline{CE2} = V_{IL}$	-	1.5	3.0	mA
		CE1 = CMOSH and CE2 = CMOS or CE2 = CMOSL				
I _{SBL}	FCB61C65L only FCB61C65LL only			2 0.05	100 1.0	μ Α μ Α
V _{OL} V _{OL} V _{OH}	output voltage LOW output voltage LOW output voltage HIGH	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 20 \mu\text{A}$ $I_{OH} = -1 \text{ mA}$	- - 2.4	-	0.4 0.2	V V
V _{OH}	output voltage HIGH	$I_{OH} = -20 \mu A$	V _{DD} -0.2	-	-	ľ

Notes to the DC characteristics

1. $I_{DD} \le 50$ mA at a cycle time of 100 ns and ≤ 45 mA at a cycle time of 120 ns.

2. CMOS = CMOSH: V_{DD} - 0.2 V \leq level \leq V_{DD} + 0.2 V or CMOSL: -0.2 V \leq level \leq +0.2 V.

CAPACITANCES

f = 1 MHz; T_{amb} = 25 °C (parameters in this table are sampled and not 100% tested).

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _I	input capacitance CE1, CE2, WE, OE all other inputs	V _I = 0 V V _I = 0 V	8 7	pF pF
C _{I/O}	input/output capacitance	V _{I/O} = 0 V	8	pF


FCB61C65(L/LL)

TIMING CHARACTERISTICS


 V_{DD} = 5 V \pm 10%; T_{amb} = 0 to 70 $^{\circ}$ C; inputs pulse levels = 0.4 to 2.4 V; input rise and fall times = 5 ns; input and output timing reference levels = 1.5 V and output loading as in Figure 3; unless otherwise specified.

			55 1	YPE	70 T	YPE	UNIT
SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	MIN.	MAX.	UNII
Read cyc	le						
t _{RC}	read cycle time		55	-	70		ns
t _{AA}	address access time		-	55	-	70	ns
tACE	chip enable access time		-	55	-	70	ns
toE	output enable access time		-	30	-	35	ns
t _{CLZ}	chip enable to output LOW Z	note 6	5	-	5		ns
toLZ	output enable to output LOW Z	note 6	5	-	5	-	ns
t _{CHZ}	chip disable to output HIGH Z	note 6	-	30	-	30	ns
t _{OHZ}	output disable to output HIGH Z	note 6	-	30	-	30	ns
ton	output hold time	-	10	-	10		ns
Write cyc	ele						
twc	write cycle time		55	-	70		ns
t _{CW}	chip enable to end of write	note 11	50	-	65	-	ns
t _{AW}	address valid to end of write		50	-	65		ns
tas	address set up time		0	-	0		ns
t _{WP}	write pulse width	note 9	30	-	35		ns
twR	write recovery time	note 10	0	-	0	·	ns
t _{WHZ}	write enable to output HIGH Z	note 16	-	20		25	ns
t _{DW}	data to write time overlap	-	25	-	30		ns
t _{DH}	data hold from write time		5	-	5	-	ns
tow	end of write to output LOW Z	note 16	5	-	5	-	ns


Output load



FCB61C65(L/LL)



FCB61C65(L/LL)



Product specification

8 K x 8 Fast CMOS low-power static RAM

FCB61C65(L/LL)

Notes to the timing characteristics

Read cycle (see Fig.4)

- 1. WE is HIGH for read cycle.
- 2. Device is continuously selected, CE1 is LOW and CE2 is HIGH.
- 3. Address is valid prior to or coincident with CE1 LOW or CE2 HIGH transition.
- 4. When CE1 is LOW and CE2 HIGH, the address inputs may not be floating.
- 5. OE is LOW.
- 6. $C_L = 5$ pF for t_{CLZ} , t_{CHZ} , t_{OLZ} , output transition measured at \pm 200 mV from preceding steady state. These parameters are sampled and not 100% tested.
- t_{CLZ} and t_{ACE} are measured from the last CE1 going LOW or CE2 going HIGH. t_{CHZ} is measured from the first of CE1 going HIGH or CE2 going LOW.
- 8. If D OUT in two consecutive read cycles is the same, D OUT remains stable.

Write cycle (see Fig.5)

- 9. A write occurs during an overlap of LOW CE1, a HIGH CE2 and a LOW WE.
- 10. twR is measured from the earlier of CE2 going to LOW or CE1 or WE going HIGH at the end of a write cycle.
- 11. If the CE1/CE2 transition occurs simultaneously to or after the WE LOW transition the outputs remain in a high impedance state.
- 12. OE is continuously LOW.
- 13. D OUT is in the same phase as the write data of this write cycle.
- 14. D OUT is the read data of the next address.
- 15. If CE1 is LOW (CE2 is HIGH) and I/O pins are in the output state during this period then input data signals of opposite phase to the outputs must not be applied.
- 16. C_L = 5 pF for t_{WHZ} and t_{OW}, measured at ± 200 mV from steady state. These parameters are sampled and not 100% tested.

June 1990

FCB61C65(L/LL)

DATA RETENTION CHARACTERISTICS FOR LOW POWER/STANDBY MODE

(FCB61C65L/LL only)

T_{amb} = 0 to +70 °C; I_{DRL/LL} measurements are valid after thermal equilibrium has been established.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply					•	
V_{DR}	supply voltage for data retention	CE1 = CMOSH or CE2 = CMOSL with other V ₁ = CMOS; note 1	2.0	-	5.5	V
	supply current during data retention	V _{DR} = 3 V; CE2 = CMOSL; other V _I = CMOS or CE1 = CMOSH; other V _I = CMOS				
IDRL	FCB61C65L only		-	2	50	μA
DRLL	FCB61C65LL only		-	0.05	1	μA
Timing						
t _{CDR}	chip disable to data retention time		0	-	-	ns
t _R	recovery time to fully active	note 2	t _{RC}	-	_	ns

Notes to the data retention characteristics

1. CMOS = CMOSH: $V_{DR} - 0.2 \text{ V} \le \text{level} \le V_{DR} + 0.2 \text{ V}$ or CMOSL: $-0.2 \text{ V} \le \text{level} \le +0.2 \text{ V}$.

2. t_{BC} = read cycle time.

