FAIRCHILD

SEMICONDUCTOR® **FQD30N06L / FQU30N06L**60V LOGIC N-Channel MOSFET


General Description

Features

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as automotive, DC/ DC converters, and high efficiency switching for power management in portable and battery operated products.

- 24A, 60V, $R_{DS(on)} = 0.039\Omega$ @ $V_{GS} = 10V$
- Low gate charge (typical 15 nC)
- Low Crss (typical 50 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 150°C maximum junction temperature rating
- Low level gate drive requirements allowing direct operation form logic drivers



Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQD30N06L / FQR30N06L	Units V	
V _{DSS}	Drain-Source Voltage		60		
I _D	Drain Current - Continuous (T _C = 25°	°C)	24	А	
	- Continuous (T _C = 100°C)		15	A	
I _{DM}	Drain Current - Pulsed	(Note 1)	96	А	
V _{GSS}	Gate-Source Voltage		± 20	V	
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		400	mJ	
I _{AR}	Avalanche Current (Note 1)		24	А	
E _{AR}	Repetitive Avalanche Energy (Note 1)		4.4	mJ	
dv/dt	Peak Diode Recovery dv/dt (Note 3)		7.0	V/ns	
PD	Power Dissipation ($T_A = 25^{\circ}C$) *		2.5	W	
	Power Dissipation (T _C = 25°C)		44	W	
	- Derate above 25°C		0.35	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C	
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		2.85	°C/W
R_{\thetaJA}	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W


©2001 Fairchild Semiconductor Corporation


FQD30N06L / FQU30N06L


May 2001

ТМ


eakdown Voltage Temperature pefficient ro Gate Voltage Drain Current	$V_{GS} = 0 V, I_D = 250 \mu A$ $I_D = 250 \mu A, Referenced to 25°C$ $V_{DS} = 60 V, V_{GS} = 0 V$	60	 0.07		V
ain-Source Breakdown Voltage eakdown Voltage Temperature pefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C				V
eakdown Voltage Temperature pefficient	$I_D = 250 \ \mu$ A, Referenced to 25°C		0.07		
ro Gate Voltage Drain Current	$V_{DS} = 60 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$				V/°C
				1	μA
	$V_{DS} = 48 \text{ V}, \text{ T}_{C} = 125^{\circ}\text{C}$			10	μA
ate-Body Leakage Current, Forward	$V_{GS} = 20 V, V_{DS} = 0 V$			100	nA
te-Body Leakage Current, Reverse	$V_{GS} = -20 V, V_{DS} = 0 V$			-100	nA
teristics					
ate Threshold Voltage	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	1.0		2.5	V
atic Drain-Source	V _{GS} = 10 V, I _D = 12 A		0.031	0.039	Ω
n-Resistance	$V_{GS} = 5 V, I_{D} = 12 A$		0.038	0.047	22
rward Transconductance	$V_{DS} = 25 \text{ V}, I_D = 12 \text{ A}$ (Note 4)		23		S
characteristics					
out Capacitance	$V_{} = 25 V V_{} = 0 V$		800	1040	pF
			270	350	pF
	1 - 1.0 1012				pF
rn-On Delay Time rn-On Rise Time rn-Off Delay Time	V_{DD} = 30 V, I _D = 16 A, R _G = 25 Ω		15 210 55	40 430 120	ns ns
rn-Off Delay Time	5		55	120	ns
					ns
•	$V_{DS} = 48 \text{ V}, \text{ I}_{D} = 32 \text{ A},$				nC
	$V_{GS} = 5 V$				nC
ite-Drain Charge	(Note 4, 5)		8.5		nC
rce Diode Characteristics ar	nd Maximum Ratings				
				24	А
aximum Pulsed Drain-Source Diode F	Forward Current			96	A
ain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = 24 A$			1.5	V
everse Recovery Time	$V_{GS} = 0 V, I_F = 32 A,$		55		ns
everse Recovery Charge	$dI_{F} / dt = 100 \text{ A}/\mu \text{s}$ (Note 4)		80		nC
	Atte Threshold Voltage atte Threshold Voltage attic Drain-Source h-Resistance rward Transconductance Characteristics out Capacitance attput Capacitance everse Transfer Capacitance Characteristics rn-On Delay Time rn-On Rise Time rn-Off Delay Time rn-Off Fall Time tal Gate Charge atte-Source Charge atte-Drain Charge rce Diode Characteristics att aximum Continuous Drain-Source Diode Fation-Source Diode Forward Voltage everse Recovery Time	Arrow of the second systemVolumeVolumeArrow of the system $V_{DS} = 5 \ V, \ I_D = 250 \ \mu A$ Arrow of the system $V_{GS} = 10 \ V, \ I_D = 12 \ A$ Arrow of the system $V_{GS} = 5 \ V, \ I_D = 12 \ A$ Arrow of the system $V_{DS} = 25 \ V, \ I_D = 12 \ A$ Arrow of the system $V_{DS} = 25 \ V, \ I_D = 12 \ A$ Arrow of the system $V_{DS} = 25 \ V, \ I_D = 12 \ A$ Arrow of the system $V_{DS} = 25 \ V, \ V_{GS} = 0 \ V, \ f = 1.0 \ MHz$ Characteristics $V_{DS} = 25 \ V, \ V_{GS} = 0 \ V, \ f = 1.0 \ MHz$ Arrow of the system $V_{DD} = 30 \ V, \ I_D = 16 \ A, \ R_G = 25 \ \Omega$ The system $V_{DS} = 48 \ V, \ I_D = 32 \ A, \ V_{GS} = 5 \ V$ Arrow of the system $V_{DS} = 5 \ V$ Arrow of the system $V_{DS} = 5 \ V$ Arrow of the system $V_{DS} = 5 \ V, \ V_{DS} = 24 \ A, \ V_{GS} = 0 \ V, \ I_S = 24 \ A, \ V_{GS} = 0 \ V, \ I_S = 24 \ A, \ V_{GS} = 0 \ V, \ I_S = 32 \ A,$	teristicsthe Threshold Voltage $V_{DS} = 5 V$, $I_D = 250 \mu A$ 1.0atic Drain-Source $V_{GS} = 10 V$, $I_D = 12 A$ Resistance $V_{GS} = 5 V$, $I_D = 12 A$ rward Transconductance $V_{DS} = 25 V$, $I_D = 12 A$ (Note 4)rward Transconductance $V_{DS} = 25 V$, $V_{GS} = 0 V$,Characteristicsbut Capacitance $V_{DS} = 25 V$, $V_{GS} = 0 V$,trput Capacitance $V_{DD} = 30 V$, $I_D = 16 A$,rm-On Delay Time $V_{DD} = 30 V$, $I_D = 16 A$,rm-On Rise Time $R_G = 25 \Omega$ rm-Off Delay Time(Note 4, 5)tal Gate Charge $V_{DS} = 48 V$, $I_D = 32 A$,tate-Drain Charge(Note 4, 5)tree Diode Characteristics and Maximum Ratingsaximum Continuous Drain-Source Diode Forward Currentain-Source Diode Forward Voltage $V_{GS} = 0 V$, $I_F = 32 A$,ain-Source Diode Forward Voltage $V_{GS} = 0 V$, $I_F = 32 A$,averse Recovery Time $V_{GS} = 0 V$, $I_F = 32 A$,	To colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2"C	Steristics Iter Threshold Voltage $V_{DS} = 5 V$, $I_D = 250 \mu A$ 1.0 2.5 atic Drain-Source $V_{GS} = 10 V$, $I_D = 12 A$ 0.031 0.039 I-Resistance $V_{GS} = 5V$, $I_D = 12 A$ 0.038 0.047 rward Transconductance $V_{DS} = 25 V$, $I_D = 12 A$ 0.038 0.047 rward Transconductance $V_{DS} = 25 V$, $I_D = 12 A$ (Note 4) 23 Characteristics vul Capacitance $V_{DS} = 25 V$, $V_{GS} = 0 V$, 800 1040 tiput Capacitance $V_{DS} = 25 V$, $V_{GS} = 0 V$, 800 1040 tiput Capacitance $V_{DS} = 25 V$, $V_{GS} = 0 V$, 800 1040 tiput Capacitance $V_{DS} = 25 \Omega$ 50 65 Characteristics V_{DD} = 30 V, $I_D = 16 A$, 15 40 m-On Blay Time $V_{GS} = 25 \Omega$ 110 230 tal Gate Charge $V_{OS} = 48 V$, $I_D = 32 A$, 15 20 tte-Drain Charge $V_{GS} = 5 V$ 3.5









©2001 Fairchild Semiconductor Corporation



©2001 Fairchild Semiconductor Corporation





©2001 Fairchild Semiconductor Corporation

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx TM Bottomless TM CoolFET TM CROSSVOLT TM DenseTrench TM DOME TM EcoSPARK TM E^{2} CMOS TM EnSigna TM FACT TM	FAST [®] FASTr™ FRFET™ GlobalOptoisolator™ GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MICROWIRE™	OPTOPLANAR [™] PACMAN [™] POP [™] PowerTrench [®] QFET [™] QS [™] QT Optoelectronics [™] Quiet Series [™] SLIENT SWITCHER [®] SMART START [™]	SuperSOT [™] -3 SuperSOT [™] -6 SuperSOT [™] -8 SyncFET [™] TinyLogic [™] UHC [™] UHC [™] UltraFET [®] VCX [™]
FACT™ FACT Quiet Series™	MICROWIRE™ OPTOLOGIC™	SMART START™ Stealth™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Fairchild Semiconductor		sSEARCH Paran	netric Cross Reference
		space Prod	uct Folders and Applica
find products Products groups Analog and Mixed Signal Discrete Interface	Home >> Find products >> FQU30N06L 60V N-Channel Logic level QFET Contents <u>General description Features Product</u> status/pricing/packaging	Datasheet Download this datasheet	Related Links Request samples Dotted line How to order products Dotted line Product Change Notices
Logic Microcontrollers Non-Volatile Memory Optoelectronics Markets and	General description These N-Channel enhancement mode power	PDF e-mail this datasheet [E-	(PCNs) Dotted line Support Dotted line Distributor and field sales representatives
applications New products Product selection and parametric search Cross-reference search	field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche	This page Print version	Dotted line Quality and reliability Dotted line Design tools
technical information buy products technical support	 and commutation mode. These devices are well suited for low voltage applications such as automotive, DC/DC converters, and high efficiency switching for power management in portable and battery operated products. 		
my Fairchild company	- back to top Features	-	

- 24A, 60V, $R_{DS(on)} = 0.039\Omega @V_{GS} = 10 V$
- Low gate charge (typical 15 nC)
- Low Crss (typical 50 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- 150°C maximum junction temperature rating
- Low level gate drive requirements allowing direct operation form logic drivers

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQU30N06LTU	Full Production	\$0.57	TO-251(IPAK)	3	RAIL

* 1,000 piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor