

# SMALL-OUTLINE SYNCFLASH<sup>®</sup> MODULE

#### MT8LSFT3232(R)H, MT8LSFT3264(R)H, MT8LSFT32128(R)H

For the latest data sheet, please refer to the Micron Website: www.micron.com/syncflash

## FEATURES

- PC100 and PC133 SDRAM-compatible read timing
- JEDEC-standard form factor, 144-pin, small-outline, dual in-line memory module (SODIMM)
- Utilizes 133 MHz SyncFlash/SDRAM components
- Unbuffered
- 32MB (4 Meg x 64) SyncFlash memory + 32MB, 64MB, or 128MB SDRAM
- Single +3.3V ±0.3V power supply
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access
- Programmable burst lengths
- LVTTL-compatible inputs and outputs
- Serial presence-detect (SPD)
- Package: 144-pin SODIMM (gold)

| OPTIONS                   | MARKING |
|---------------------------|---------|
| On-board reset controller | R       |
| Frequency/CAS Latency     |         |
| 133 MHz/CL = 2            | -13E    |
| 133  MHz/CL = 3           | -133    |


# **Timing Parameters**

| MODULE<br>MARKING | PC133<br>(CL - <sup>t</sup> RCD - <sup>t</sup> RP) | PC100<br>(CL - <sup>t</sup> RCD - <sup>t</sup> RP) |
|-------------------|--|--|
| -13E              | 2 - 3 - 2  | 2 - 3 - 2  |
| -133              | 3 - 4 - 3  | 2 - 3 - 2  |

# Address Table

|                         | 32MB SYNCFLASH |               |                |  |  |  |
|-------------------------|----------------|---------------|----------------|--|--|--|
|                         | 32MB<br>SDRAM  | 64MB<br>SDRAM | 128MB<br>SDRAM |  |  |  |
| Refresh Count           | 4K             | 4K            | 8K             |  |  |  |
| Device Banks            | 4 (BA0, BA1)   | 4 (BA0, BA1)  | 4 (BA0, BA1)   |  |  |  |
| Device<br>Configuration | 4 Meg x 16     | 8 Meg x 16    | 16 Meg x 16    |  |  |  |
| Row Addressing          | 4K (A0–A11)    | 4K (A0–A11)   | 8K (A0–A12)    |  |  |  |
| Column Addressing       | 256 (A0–A7)    | 512 (A0–A8)   | 512 (A0–A8)    |  |  |  |

144-Pin Small-Outline DIMM



# Part Numbers

| PART NUMBER <sup>1, 2</sup> | CONFIG. <sup>3</sup> | VERSION         |
|-----------------------------|----------------------|-----------------|
| MT8LSFT3232(R)H-13E         | 32MB SDRAM           | 133 MHz, CL = 2 |
| MT8LSFT3232(R)H-133         | 32MB SDRAM           | 133 MHz, CL = 3 |
| MT8LSFT3264(R)H-13E         | 64MB SDRAM           | 133 MHz, CL = 2 |
| MT8LSFT3264(R)H-133         | 64MB SDRAM           | 133 MHz, CL = 3 |
| MT8LSFT32128(R)H-13E        | 128MB SDRAM          | 133 MHz, CL = 2 |
| MT8LSFT32128(R)H-133        | 128MB SDRAM          | 133 MHz, CL = 3 |

#### NOTE:

1. (R) specifies on-board reset controller.

3. All modules have 32MB SyncFlash.

### **GENERAL DESCRIPTION**

The MT8LSFT3232(R)H, MT8LSFT3264(R)H, and MT8LSFT32128(R)H are SyncFlash/SDRAM-based memory modules organized in a x64 configuration. These modules use internally configured quad-bank SyncFlash/SDRAM devices with a synchronous interface (all signals are registered on the positive edge of the clock signals CK0–CK1).

Read accesses to the SyncFlash/SDRAM module are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank,

32MB SyncFlash/32MB, 64MB, 128MB SDRAM SODIMM MT8LSFT32\_128(R)H\_3.fm - Rev.3, Pub. 9/02

<sup>‡</sup>PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE FOR EVALUATION AND REFERENCE PURPOSES ONLY AND ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE. PRODUCTS ARE ONLY WARRANTED BY MICRON TO MEET MICRON'S PRODUCTION DATA SHEET SPECIFICATIONS.

All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT8LSFT32128(R)H-13EA1.



A0–A11 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SyncFlash modules provide for programmable READ and WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page (SDRAM only), with a burst terminate option.

These SyncFlash/SDRAM modules use an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access.

These modules are designed to operate in 3.3V, lowpower memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs, outputs, and clocks are LVTTL-compatible.

SyncFlash modules offer substantial advances in Flash operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks, and the capability to randomly change column addresses on each clock cycle during a burst access. For more information regarding SyncFlash operation, refer to the 64Mb, x16 SyncFlash data sheet.

#### SERIAL PRESENCE-DETECT OPERATION

These modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM.

These nonvolatile storage devices contain 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SyncFlash organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard IIC bus using the DIMM's SCL (clock) and SDA (data) signals.

### SYNCFLASH INITIALIZATION OPTIONS

The SyncFlash device must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.


### Initializing Module Without On-Board Reset Controller

Systems that do not have an RP# signal can initialize SyncFlash memory through software. Using the INI-TIALIZE DEVICE command, the RP# pin does not require the LOW-to-HIGH transition that would otherwise be required for initialization. After the INITIALIZE DEVICE command has been issued, the power-up initialization process will complete within 100µs. Refer to the MT28S4M16B1LC data sheet for details on software command sequences.

For systems that have an RP# signal, RP# must be brought from LOW to HIGH. A 100µs delay is required after RP# transitions HIGH to complete internal device initialization.

### Initializing Module with On-Board Reset Controller

For systems that do not have an RP# signal, an optional on-board reset controller is used to fully automate the reset of the SyncFlash devices after power-up. The RP# line is held LOW for 10ms after VDD reaches 2.85V (see Figure 1). The SyncFlash devices will be ready for normal operation 100µs after the RP# line goes HIGH.





# Pin Assignment

# (Front View)

| PIN | FRONT | PIN | BACK      | PIN | FRONT | PIN | BACK  |
|-----|-------|-----|-----------|-----|-------|-----|-------|
| 1   | Vss   | 2   | Vss       | 73  | RP#   | 74  | CK1   |
| 3   | DQ0   | 4   | DQ32      | 75  | Vss   | 76  | Vss   |
| 5   | DQ1   | 6   | DQ33      | 77  | NC    | 78  | NC    |
| 7   | DQ2   | 8   | DQ34      | 79  | NC    | 80  | NC    |
| 9   | DQ3   | 10  | DQ35      | 81  | Vdd   | 82  | Vdd   |
| 11  | Vdd   | 12  | Vdd       | 83  | DQ16  | 84  | DQ48  |
| 13  | DQ4   | 14  | DQ36      | 85  | DQ17  | 86  | DQ49  |
| 15  | DQ5   | 16  | DQ37      | 87  | DQ18  | 88  | DQ50  |
| 17  | DQ6   | 18  | DQ38      | 89  | DQ19  | 90  | DQ51  |
| 19  | DQ7   | 20  | DQ39      | 91  | Vss   | 92  | Vss   |
| 21  | Vss   | 22  | Vss       | 93  | DQ20  | 94  | DQ52  |
| 23  | DQMB0 | 24  | DQMB4     | 95  | DQ21  | 96  | DQ53  |
| 25  | DQMB1 | 26  | DQMB5     | 97  | DQ22  | 98  | DQ54  |
| 27  | Vdd   | 28  | Vdd       | 99  | DQ23  | 100 | DQ55  |
| 29  | A0    | 30  | A3        | 101 | Vdd   | 102 | Vdd   |
| 31  | A1    | 32  | A4        | 103 | A6    | 104 | A7    |
| 33  | A2    | 34  | A5        | 105 | A8    | 106 | BA0   |
| 35  | Vss   | 36  | Vss       | 107 | Vss   | 108 | Vss   |
| 37  | DQ8   | 38  | DQ40      | 109 | A9    | 110 | BA1   |
| 39  | DQ9   | 40  | DQ41      | 111 | A10   | 112 | A11   |
| 41  | DQ10  | 42  | DQ42      | 113 | Vdd   | 114 | Vdd   |
| 43  | DQ11  | 44  | DQ43      | 115 | DQMB2 | 116 | DQMB6 |
| 45  | Vdd   | 46  | Vdd       | 117 | DQMB3 | 118 | DQMB7 |
| 47  | DQ12  | 48  | DQ44      | 119 | Vss   | 120 | Vss   |
| 49  | DQ13  | 50  | DQ45      | 121 | DQ24  | 122 | DQ56  |
| 51  | DQ14  | 52  | DQ46      | 123 | DQ25  | 124 | DQ57  |
| 53  | DQ15  | 54  | DQ47      | 125 | DQ26  | 126 | DQ58  |
| 55  | Vss   | 56  | Vss       | 127 | DQ27  | 128 | DQ59  |
| 57  | NC    | 58  | NC        | 129 | Vdd   | 130 | Vdd   |
| 59  | NC    | 60  | NC        | 131 | DQ28  | 132 | DQ60  |
| 61  | CK0   | 62  | CKE0      | 133 | DQ29  | 134 | DQ61  |
| 63  | Vdd   | 64  | Vdd       | 135 | DQ30  | 136 | DQ62  |
| 65  | RAS#  | 66  | CAS#      | 137 | DQ31  | 138 | DQ63  |
| 67  | WE#   | 68  | CKE1      | 139 | Vss   | 140 | Vss   |
| 69  | S0#   | 70  | A12       | 141 | SDA   | 142 | SCL   |
| 71  | S1#   | 72  | RFU (A13) | 143 | Vdd   | 144 | Vdd   |

#### NOTE:


Symbols in parentheses are not used on these modules but may be used for other modules in this product family. They are for reference only.

#### **ADVANCE**



## 32MB SYNCFLASH/ 32MB, 64MB, 128MB SDRAM SODIMM

### Functional Block Diagram (32MB SyncFlash with 32MB/64MB/128MB SDRAM)





**ADVANCE** 

# **Pin Descriptions**

| PIN NUMBERS   | SYMBOL   | TYPE             | DESCRIPTION   |  |  |
|---|--|------------------|---|--|--|
| 65–67   | RAS#, CAS#,<br>WE#                             | Input            | Command Inputs: RAS#, CAS#, and WE# (along with S0#) define the command being entered.  |  |  |
| 61, 74  | СК0, СК1                                       | Input            | Clock: CK0 and CK1 are driven by the system clock. All SDRAM input signals are sampled on the positive edge of CK. CK also increments the internal burst counter and controls the output registers.   |  |  |
| 62, 68  | CKE0, CKE1                                     | Input            | Clock Enable: CKE0 and CKE1 activate (HIGH) and deactivate (LOW) the<br>CK0–CK1 signals. Deactivating the clock provides POWER-DOWN and SELF<br>REFRESH operation (all banks idle) or CLOCK SUSPEND operation (burst<br>access in progress). CKE0 and CKE1 are synchronous except after the device<br>enters power-down and self refresh modes, where CKE0 and CKE1 become<br>asynchronous until after exiting the same mode. The input buffers,<br>including CK0–CK1, are disabled during power-down and self refresh<br>modes, providing low standby power. |  |  |
| 69, 71  | SO#, S1#                                       | Input            | Chip Select: S0# and S1# enable (registered LOW) and disable (registered HIGH) the command decoder. All commands are masked when S0# and S1# are registered HIGH. S0# and S1# are considered part of the command code.  |  |  |
| 23–26,<br>115–118   | DQMB0–<br>DQMB7                                | Input            | Input Mask: DQMB is an input mask signal for write accesses. Input data is<br>masked when DQMB is sampled HIGH during a WRITE cycle. The output<br>buffers are placed in a High-Z state (after a two-clock latency) when DQMB<br>is sampled HIGH during a READ cycle.   |  |  |
| 106, 110  | BA0, BA1                                       | Input            | Bank Address: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0 is also used to program the twelfth bit of the mode register.  |  |  |
| 29–34,<br>103–105, 109,<br>111, 112, 70<br>(128MB)  | A0–A11<br>(32MB,<br>64MB)<br>A0–A12<br>(128MB) | Input            | Address Inputs: A0–A11/A12 are sampled during the ACTIVE command (row address A0–A11/A12) and READ WRITE command (column address A0–A7/A8), to select one location out of the memory array in the respective bank. The address inputs provide the op-code during LOAD MODE REGISTER command and the operation code during a LOAD COMMAND REGISTER command.  |  |  |
| 142   | SCL  | Input            | Serial Clock for Presence-Detect: SCL is used to synchronize the presence-<br>detect data transfer to and from the module.  |  |  |
| 73  | RP#  | Input            | Device Initialize: RP# must be held HIGH during normal operation (not RESET). When RP# = VHH, all protection modes are ignored during PROGRAM and ERASE.  |  |  |
| 3–10, 13–20,<br>37–44, 47–54,<br>83–90, 93–100,<br>121–128,<br>131–138                        | DQ0–DQ63                                       | Input/<br>Output | Data I/Os: Data bus.  |  |  |
| 141   | SDA  | Input/<br>Output | Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and data out of the presence-detect portion of the module.   |  |  |
| 11, 12, 27, 28,<br>45, 46, 63, 64,<br>81, 82, 101,<br>102, 113, 114,<br>129, 130, 143,<br>144 | VDD  | Supply           | Power Supply: +3.3V ±0.3V.  |  |  |



# **Pin Descriptions (continued)**

| PIN NUMBERS   | SYMBOL | TYPE       | DESCRIPTION   |
|---|--------|------------|---|
| 1, 2, 21, 22, 35,<br>36, 55, 56, 75,<br>76, 91, 92,<br>107,108, 119,<br>120, 139, 140 | Vss    | Supply     | Ground.   |
| 57, 58, 59, 60,<br>77, 78, 79, 80   | NC     | No Connect | These pins should be left unconnected.                        |
| 72  | RFU    | -          | Reserved for Future Use: This pin should be left unconnected. |



### **SPD Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (Figures 2 and 3).

#### **SPD Start Condition**

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

#### **SPD Stop Condition**


All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

Figure 2:

### SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (Figure 4).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode, the SPD device will transmit eight bits of data, release the SDA line, and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.



#### Figure 3: Definition of Start and Stop





Figure 4: Acknowledge Response From Receiver





# **Serial Presence-Detect Matrix**

(Notes: 1, 2)

| BYTE | DESCRIPTION   | ENTRY<br>(VERSION)      | MT8LSFT <sup>3</sup> |
|------|---|-------------------------|----------------------|
| 0    | NUMBER OF BYTES USED BY MICRON  | 128                     | 80                   |
| 1    | TOTAL NUMBER OF SPD MEMORY BYTES                                      | 256                     | 08                   |
| 2    | MEMORY TYPE   | SYNCFLASH +<br>SDRAM    | 24                   |
| 3    | SYNCFLASH/SDRAM NUMBER OF ROW ADDRESSES                               | 32MB/32MB               | 0C                   |
|      |   | 32MB/64MB               | CC                   |
|      |   | 32MB/128MB              | CD                   |
| 4    | SYNCFLASH/SDRAM NUMBER OF COLUMN ADDRESSES                            | 32MB/32MB               | 08                   |
|      |   | 32MB/64MB<br>32MB/128MB | 89<br>89             |
| 5    | NUMBER OF MODULE BANKS  | 2                       | 02                   |
| 6    | MODULE DATA WIDTH   | 64                      | 40                   |
| 7    | MODULE DATA WIDTH (continued)   | 0                       | 00                   |
|      | MODULE VOLTAGE INTERFACE LEVELS                                       |                         |                      |
| 8    | SYNCFLASH/SDRAM CYCLE TIME, <sup>t</sup> CK                           | LVTTL<br>7 (-13E)       | 01<br>70             |
| 9    | (CAS LATENCY = 3)   | 7.5 (-133)              | 70<br>75             |
| 10   | SYNCFLASH/SDRAM ACCESS FROM CLOCK, <sup>t</sup> AC                    | 5.4(-13E/-133)          | 54                   |
| 10   | (CAS LATENCY = 3)   | 5.4(152/155)            | 54                   |
| 11   | MODULE CONFIGURATION TYPE   | NONPARITY               | 00                   |
| 12   | SDRAM REFRESH RATE/TYPE   | 15.6µs/SELF             | 80                   |
|      |   | 7.81µs/SELF<br>(128MB)  | 82                   |
| 13   | SDRAM DEVICE WIDTH  | 16                      | 10                   |
| 14   | ERROR-CHECKING SYNCFLASH DATA WIDTH                                   | NONE                    | 00                   |
| 15   | MINIMUM CLOCK DELAY, <sup>t</sup> CCD                                 | 1                       | 01                   |
| 16   | SYNCFLASH/SDRAM BURST LENGTHS SUPPORTED (READ ONLY)                   | 1, 2, 4, 8, PAGE        | 8F                   |
| 17   | NUMBER OF BANKS ON SYNCFLASH/SDRAM DEVICE                             | 4                       | 04                   |
| 18   | CAS LATENCIES SUPPORTED   | 2, 3                    | 06                   |
| 19   | CS LATENCY  | 0                       | 01                   |
| 20   | WE LATENCY  | 0                       | 01                   |
| 21   | SYNCFLASH/SDRAM MODULE ATTRIBUTES                                     | UNBUFFERED              | 00                   |
| 22   | SYNCFLASH/SDRAM DEVICE ATTRIBUTES: GENERAL                            | 0E                      | 0E                   |
| 23   | SYNCFLASH/SDRAM CYCLE TIME, <sup>t</sup> CK                           | 7.5 (-13E)              | 75                   |
|      | (CAS LATENCY = 2)   | 10 (-133)               | A0                   |
| 24   | SYNCFLASH/SDRAM ACCESS FROM CLK, <sup>t</sup> AC<br>(CAS LATENCY = 2) | 5.4 (-13E)<br>6 (-133)  | 54<br>60             |
| 25   | SYNCFLASH/SDRAM CYCLE TIME, <sup>t</sup> CK<br>(CAS LATENCY = 1)      | -                       | 00                   |
| 26   | SYNCFLASH/SDRAM ACCESS FROM CLK, <sup>t</sup> AC<br>(CAS LATENCY = 1) | -                       | 00                   |
| 27   | SDRAM: MINIMUM ROW PRECHARGE TIME, <sup>t</sup> RP                    | 15 (-13E)<br>20 (-133)  | 0F<br>14             |
| 28   | MINIMUM ROW ACTIVE TO ROW ACTIVE, <sup>t</sup> RRD                    | 14 (-13E)<br>15 (-133)  | 0E<br>0F             |
| 29   | MINIMUM RAS# TO CAS# DELAY, <sup>t</sup> RCD                          | 22 (-13E)<br>25 (-133)  | 16<br>19             |



### **Serial Presence-Detect Matrix (continued)**

(Notes: 1, 2)

| BYTE    | DESCRIPTION                                | ENTRY<br>(VERSION)   | MT8LSFT <sup>3</sup> |
|---------|--|----------------------|----------------------|
| 30      | MINIMUM RAS# PULSE WIDTH, <sup>t</sup> RAS | 45 (-13E)            | 2D                   |
|         |  | 45 (-133)            | 2D                   |
| 31      | DENSITY OF EACH BANK ON MODULE             | 32MB/32MB            | 08                   |
|         |  | 64MB/32MB            | 18                   |
|         |  | 128MB/32MB           | 28                   |
| 32      | COMMAND AND ADDRESS SETUP TIME             | 1.5 (-13E/-133)      | 15                   |
| 33      | COMMAND AND ADDRESS HOLD TIME              | 0.8 (-13E/-133)      | 08                   |
| 34      | DATA SIGNAL INPUT SETUP TIME               | 1.5 (-13E/-133)      | 15                   |
| 35      | DATA SIGNAL INPUT HOLD TIME                | 0.8 (-13E/-133)      | 08                   |
| 36–61   | RESERVED                                   | _                    | 00                   |
| 62      | SPD REVISION                               | 1.2 (-13E/-133)      | 12                   |
| 63      | CHECKSUM FOR BYTES 0–62                    | -13E                 | TBD                  |
|         |  | -133                 |                      |
| 64      | MANUFACTURER'S JEDEC ID CODE               | MICRON               | 2C                   |
| 65–71   | MANUFACTURER'S JEDEC ID CODE (CONT.)       | -                    | 00                   |
| 72      | MANUFACTURING LOCATION                     | -                    | 01                   |
|         |  |                      | 02<br>03             |
|         |  |                      | 03                   |
|         |  |                      | 04                   |
|         |  |                      | 06                   |
| 73–90   | MODULE PART NUMBER (ASCII)                 | _                    | X                    |
| 91      | PCB IDENTIFICATION CODE                    | 1                    | 01                   |
|         |  | 2                    | 02                   |
|         |  | 3                    | 03                   |
|         |  | 4                    | 04                   |
| 92      | IDENTIFICATION CODE (CONT.)                | 0                    | 00                   |
| 93      | YEAR OF MANUFACTURE IN BCD                 |                      | 00                   |
| 94      | WEEK OF MANUFACTURE IN BCD                 | -                    | 00                   |
| 95–98   | MODULE SERIAL NUMBER                       | Х                    | 00                   |
| 99      | MEMORY MIX <sup>4</sup>                    | SDRAM +<br>SYNCFLASH | 02                   |
| 100–125 | MANUFACTURER-SPECIFIC DATA (RSVD)          | -                    | 00                   |
| 126     | SYSTEM FREQUENCY                           | 100 MHz/<br>133 MHz  | 64                   |
| 127     | SYNCFLASH/SDRAM COMPONENT AND CLOCK DETAIL | CF                   | CF                   |

#### NOTE:

- 1. "1"/"0": serial data, "driven to HIGH"/"driven to LOW."
- 2. x = variable data.
- 3. Values are in hexadecimal.
- 4. DIMM memory mix: 0 (bank 0 = SyncFlash, bank 1 = Unpopulated); 1 (bank 0 = SyncFlash, bank 1 = SyncFlash); 2 (bank 0 = SDRAM, bank 1 = SyncFlash).



### COMMANDS

Truth Table 1 provides a quick reference of available commands for SDRAM-compatible operation. For a more detailed description of commands and operations, refer to the SyncFlash and SDRAM data sheets.

#### **TRUTH TABLE 1**

# SDRAM-Compatible Interface Commands and DQM Operation


(Note: 1)

| NAME (FUNCTION)                                     | CS# | RAS# | CAS# | WE# | DQM | ADDR         | DQS    | NOTES |
|---|-----|------|------|-----|-----|--------------|--------|-------|
| COMMAND INHIBIT (NOP)                               | Н   | Х    | Х    | Х   | Х   | Х            | Х      |       |
| NO OPERATION (NOP)                                  | L   | Н    | Н    | Н   | Х   | Х            | Х      |       |
| ACTIVE (Select bank and activate row)               | L   | L    | Н    | Н   | х   | Bank/<br>Row | Х      | 2     |
| READ (Select bank, column, and start<br>READ burst) | L   | Н    | L    | Н   | х   | Bank/<br>Col | х      | 3     |
| WRITE (Select bank, column, and start<br>WRITE)     | L   | Н    | L    | L   | х   | Bank/<br>Col | Valid  | 3, 4  |
| BURST TERMINATE                                     | L   | Н    | Н    | L   | Х   | Х            | Active |       |
| ACTIVE TERMINATE/PRECHARGE                          | L   | L    | Н    | L   | Х   | Х            | Х      | 5     |
| LOAD COMMAND REGISTER/REFRESH                       | L   | L    | L    | Н   | х   | Com-<br>Code | Х      | 6, 7  |
| LOAD MODE REGISTER                                  | L   | L    | L    | L   | х   | Op-<br>Code  | х      | 8     |
| Write Enable/Output Enable                          | -   | -    | -    | -   | L   | -            | Active | 9     |
| Write Inhibit/Output High-Z                         | _   | _    | _    | _   | Н   | _            | High-Z | 9     |

#### NOTE:

- 1. CKE is HIGH for all commands shown.
- 2. A0-A11 provide row address, and BA0 and BA1 determine which bank is made active.
- 3. A0-A7 provide column address, and BA0 and BA1 determine which bank is being read from or written to.
- 4. A PROGRAM SETUP command sequence (see MT28S4M16B1LC data sheet) must be completed prior to executing a WRITE.
- ACTIVE TERMINATE is functionally equivalent to the SDRAM PRECHARGE command; however, PRECHARGE (deactivate row in bank or banks) is not required for SyncFlash memory.
   A10 LOW: BA0 and BA1 determine the bank to be active terminated.
   A10 HIGH: All banks are active terminated and BA0 and BA1 are "Don't Care."
- 6. A0–A7 define the com-code, and A8–A11 are "Don't Care" for this operation. See MT28S4M16B1LC data sheet.
- 7. LOAD COMMAND REGISTER (LCR) replaces the SDRAM auto refresh or self refresh mode, which is not required for SyncFlash memory. See MT2854M16B1LC data sheet.
- 8. A0–A11 define the op-code written to the mode register. The mode register can be dynamically loaded each cycle, provided <sup>t</sup>MRD is satisfied. The default mode register value is stored in the nvmode register. The contents of the nvmode register are automatically loaded into the mode register during device initialization.
- 9. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).





# Table 1: Burst Definition Table

|                 | STARTING<br>COLUMN<br>ADDRESS |    |                      | ACCESSES<br>A BURST   |                 |
|-----------------|-------------------------------|----|----------------------|-----------------------|-----------------|
| BURST<br>LENGTH |                               |    | TYPE =<br>SEQUENTIAL | TYPE =<br>INTERLEAVED |                 |
|                 |                               |    | <b>A</b> 0           |                       |                 |
| 2               |                               |    | 0                    | 0-1                   | 0-1             |
|                 |                               |    | 1                    | 1-0                   | 1-0             |
|                 |                               | A1 | A0                   |                       |                 |
|                 |                               | 0  | 0                    | 0-1-2-3               | 0-1-2-3         |
| 4               |                               | 0  | 1                    | 1-2-3-0               | 1-0-3-2         |
|                 |                               | 1  | 0                    | 2-3-0-1               | 2-3-0-1         |
|                 | 1 1                           |    | 1                    | 3-0-1-2               | 3-2-1-0         |
|                 | A2                            | A1 | A0                   |                       |                 |
|                 | 0                             | 0  | 0                    | 0-1-2-3-4-5-6-7       | 0-1-2-3-4-5-6-7 |
|                 | 0                             | 0  | 1                    | 1-2-3-4-5-6-7-0       | 1-0-3-2-5-4-7-6 |
|                 | 0                             | 1  | 0                    | 2-3-4-5-6-7-0-1       | 2-3-0-1-6-7-4-5 |
| 8               | 0                             | 1  | 1                    | 3-4-5-6-7-0-1-2       | 3-2-1-0-7-6-5-4 |
|                 | 1                             | 0  | 0                    | 4-5-6-7-0-1-2-3       | 4-5-6-7-0-1-2-3 |
|                 | 1                             | 0  | 1                    | 5-6-7-0-1-2-3-4       | 5-4-7-6-1-0-3-2 |
|                 | 1                             | 1  | 0                    | 6-7-0-1-2-3-4-5       | 6-7-4-5-2-3-0-1 |
|                 | 1                             | 1  | 1                    | 7-0-1-2-3-4-5-6       | 7-6-5-4-3-2-1-0 |
| Full page       | n = A0–A7                     |    | A7                   | Cn, Cn+1, Cn+2        | Not supported   |
| (y)             | (location 0–y)                |    | D—y)                 | Cn+3, Cn+4            |                 |
|                 |                               |    |                      | Cn-1,<br>Cn           |                 |

#### NOTE:

- 1. For a burst length of two, A1–A7 select the blockof-two burst; A0 selects the starting column within the block.
- 2. For a burst length of four, A2–A7 select the blockof-four burst; A0–A1 select the starting column within the block.
- 3. For a burst length of eight, A3–A7 select the blockof-eight burst; A0–A2 select the starting column within the block.
- 4. For a full-page burst, the full row is selected and A0–A7 select the starting column.
- 5. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 6. For a burst length of one, A0–A7 select the unique column to be accessed, and mode register bit M3 is ignored.
- 7. Burst write of 1, 2, 4, or 8 Dwords is supported (not full page).
- 8. The contents of the mode register can be read using the READ DEVICE CONFIGURATION command (004h).



### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on RP# Relative to Vss ......-1V to +9V Voltage on VDD Supply Relative to Vss ......-1V to +4.6V Voltage on Inputs, NC or I/O Pins

| Relative to Vss                                  | 1V to +4.6V    |
|--|----------------|
| Operating Temperature, T <sub>A</sub> (ambient). | 0°C to +70°C   |
| Storage Temperature (plastic)                    | 55°C to +125°C |
| Power Dissipation                                | 8W             |

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(Notes: 1, 2) VDD = +3.3V ±0.3V

| PARAMETER/CONDITION  | SYMBOL                               | MIN | MAX  | UNITS     | NOTES |   |
|--|--------------------------------------|-----|------|-----------|-------|---|
| SUPPLY VOLTAGE   |                                      |     | 3    | 3.6       | V     |   |
| INPUT HIGH VOLTAGE: Logic 1; All input                             | ts                                   | Vih | 2    | VDD + 0.3 | V     | 3 |
| INPUT LOW VOLTAGE: Logic 0; All input                              | S                                    | VIL | -0.3 | 0.8       | V     | 3 |
| INPUT LEAKAGE CURRENT:<br>Any input 0V ≤ VIN ≤ VDD                 | CK0, CK1, S0#, S1#,<br>CKE0, CKE1    | lı1 | -20  | 20        | μA    | 4 |
| (All other pins not under test = 0V)                               | RAS#, CAS#, WE#,<br>BA0, BA1, A0–A11 | 112 | -40  | 40        | μA    |   |
|  | DQMB0–DQMB7                          | lı3 | -5   | 5         | μA    |   |
| OUTPUT LEAKAGE CURRENT:<br>DQs are disabled; $0V \le VOUT \le VDD$ | DQ0-DQ63                             | loz | -40  | 40        | μA    |   |
| OUTPUT LEVELS:<br>Output High Voltage (IOUT = -4mA)                |                                      | Vон | 2.4  | -         | V     |   |
| Output Low Voltage (IOUT = 4mA)                                    |                                      | Vol | -    | 0.4       | V     |   |
| HARDWARE PROTECT VOLTAGE (RP# or                                   | ly)                                  | Vнн | 7.0  | 8.5       | V     |   |

#### NOTE:

- 1. All voltages referenced to Vss.
- 2. An initial pause of 100µs is required after power-up.
- 3. VIH overshoot: VIH (MAX) = VDD + 2V for a pulse width  $\leq$  10ns, and the pulse width cannot be greater than one-third of the cycle rate. VIL undershoot: VIL (MIN) = -2V for a pulse width  $\leq$  10ns, and the pulse width cannot be greater than one-third of the cycle rate.

4. CK0 = 20μA.



### IDD Specifications and Conditions (SyncFlash)

(Notes: 1, 2, 3; notes appear following the parameter tables); Commercial Temperature (0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C); VDD = +3.3V ±0.3V

|   |        | MAX  |      |       |         |
|---|--------|------|------|-------|---------|
| PARAMETER/CONDITION   | SYMBOL | -13E | -133 | UNITS | NOTES   |
| OPERATING CURRENT: Active Mode;<br>Burst = 2; READ; <sup>t</sup> RC = <sup>t</sup> RC (MIN);<br>CAS latency = 3 | IDDR1  | 500  | 480  | mA    | 4, 5, 6 |
| OPERATING CURRENT: Burst Mode;<br>Continuous Burst; All banks active; READ;<br>CAS latency = 3                  | Iddr2  | 320  | 280  | mA    | 4, 5, 6 |
| STANDBY CURRENT: Active Mode;<br>CS# = HIGH; CKE = LOW; All banks active;<br>No burst in progress               | IDDs1  | 200  | 200  | mA    |         |
| STANDBY CURRENT: Power-Down Mode;<br>CKE = LOW; No burst in progress  | IDDs2  | 8    | 8    | mA    |         |
| DEEP POWER-DOWN CURRENT:<br>RP# = Vss ±0.2V   | IDDDP  | 400  | 400  | μA    |         |
| PROGRAM CURRENT   | Iddw   | 240  | 240  | mA    |         |
| ERASE CURRENT   | IDDE   | 320  | 320  | mA    |         |

## IDD Specifications and Conditions\* (32MB SDRAM)

(Notes: 1, 15, 16, 17, 18; notes appear following the parameter tables); VDD, VDDQ =  $+3.3V \pm 0.3V$ 

|  |                                       |                   | M    | AX   |                  |                  |
|--|---------------------------------------|-------------------|------|------|------------------|------------------|
| PARAMETER/CONDITION  |                                       | SYMBOL            | -13E | -133 | UNITS            | NOTES            |
| OPERATING CURRENT: Active Mode;<br>Burst = 2; READ or WRITE; <sup>t</sup> RC = <sup>t</sup> RC (MIN)   | IDD1 <sup>a</sup>                     | 500               | 460  | mA   | 8, 11, 12,<br>13 |                  |
| STANDBY CURRENT: Power-Down Mode;<br>All banks idle; CKE = LOW   | Idd2 <sup>b</sup>                     | 8                 | 8    | mA   | 13               |                  |
| STANDBY CURRENT: Active Mode;<br>CKE = HIGH; CS# = HIGH; All banks active a<br>No accesses in progress | Idd3 <sup>a</sup>                     | 180               | 180  | mA   | 8, 11, 12,<br>13 |                  |
| OPERATING CURRENT: Burst Mode;<br>Continuous burst; READ or WRITE; All banks active                    |                                       | IDD4 <sup>a</sup> | 600  | 560  | mA               | 8, 11, 12,<br>13 |
| AUTO REFRESH CURRENT <sup>t</sup> RFC = <sup>t</sup> RFC (MIN)   |                                       | Idd5 <sup>b</sup> | 920  | 840  | mA               | 8, 10, 11,       |
| CS# = HIGH; CKE = HIGH   | KE = HIGH <sup>t</sup> RFC = 15.625µs |                   | 12   | 12   | mA               | 12, 13, 14       |
| SELF REFRESH CURRENT: CKE $\leq$ 0.2V  |                                       | Idd7 <sup>b</sup> | 4    | 4    | mA               | 9                |

\*DRAM components only.

a - Value calculated as one module bank in this operating condition, and all other module banks in power-down mode.

b - Value calculated reflects all module banks in this operating condition.



# IDD Specifications and Conditons\* (64MB SDRAM)

(Notes: 1, 15, 16, 17, 18; notes appear following the parameter tables); VDD, VDDQ = +3.3V ±0.3V

|  |   |                   | M    | AX   |       |                  |
|--|---|-------------------|------|------|-------|------------------|
| PARAMETER/CONDITION  |   | SYMBOL            | -13E | -133 | UNITS | NOTES            |
| OPERATING CURRENT: Active Mode;<br>Burst = 2; READ or WRITE; <sup>t</sup> RC = <sup>t</sup> RC (MIN)                             |   | IDD1 <sup>a</sup> | 508  | 468  | mA    | 8, 11, 12,<br>13 |
| STANDBY CURRENT: Power-Down Mode;<br>All banks idle; CKE = LOW   | Idd2 <sup>b</sup>   | 8                 | 8    | mA   | 13    |                  |
| STANDBY CURRENT: Active Mode;<br>CKE = HIGH; CS# = HIGH; All banks active after <sup>t</sup> RCD met;<br>No accesses in progress |   | Idd3 <sup>a</sup> | 188  | 188  | mA    | 8, 11, 12,<br>13 |
| OPERATING CURRENT: Burst Mode; Contin<br>READ or WRITE; All banks active   | OPERATING CURRENT: Burst Mode; Continuous burst;<br>READ or WRITE; All banks active |                   | 608  | 568  | mA    | 8, 11, 12,<br>13 |
| AUTO REFRESH CURRENT <sup>t</sup> RFC = <sup>t</sup> RFC (MIN)   |   | Idd5 <sup>b</sup> | 920  | 840  | mA    | 8, 10, 11,       |
| CS# = HIGH; CKE = HIGH   | <sup>t</sup> RFC = 15.625µs   | Idd6 <sup>b</sup> | 12   | 12   | mA    | 12, 13, 14       |
| SELF REFRESH CURRENT: CKE $\leq$ 0.2V  | ·   | Idd7 <sup>b</sup> | 4    | 4    | mA    | 9                |

### IDD Specifications and Conditons\* (128MB SDRAM)

(Notes: 1, 15, 16, 17, 18; notes appear following the parameter tables); VDD, VDDQ = +3.3V ±0.3V

|  |   |                   | M    | AX    |                  |                  |
|--|---|-------------------|------|-------|------------------|------------------|
| PARAMETER/CONDITION  | SYMBOL                                    | -13E              | -133 | UNITS | NOTES            |                  |
| OPERATING CURRENT: Active Mode;<br>Burst = 2; READ or WRITE; <sup>t</sup> RC = <sup>t</sup> RC (MIN) | IDD1 <sup>a</sup>                         | 648               | 608  | mA    | 8, 11, 12,<br>13 |                  |
| STANDBY CURRENT: Power-Down Mode;<br>All banks idle; CKE = LOW                                       | Idd2 <sup>b</sup>                         | 8                 | 8    | mA    | 13               |                  |
| STANDBY CURRENT: Active Mode;<br>CKE = HIGH; CS# = HIGH; All banks active a<br>accesses in progress  | Idd3 <sup>a</sup>                         | 208               | 208  | mA    | 8, 11, 12,<br>13 |                  |
| OPERATING CURRENT: Burst Mode; Continuous burst;<br>READ or WRITE; All banks active                  |   | IDD4 <sup>a</sup> | 668  | 608   | mA               | 8, 11, 12,<br>13 |
| AUTO REFRESH CURRENT   | <sup>t</sup> RFC = <sup>t</sup> RFC (MIN) | Idd5 <sup>b</sup> | 1320 | 1240  | mA               | 8, 10, 11,       |
| CS# = HIGH; CKE = HIGH   | <sup>t</sup> RFC = 7.8µs                  | Idd6 <sup>b</sup> | 12   | 12    | mA               | 12, 13, 14       |
| SELF REFRESH CURRENT: CKE $\leq$ 0.2V  |   | Idd7 <sup>b</sup> | 8    | 8     | mA               | 9                |

\*DRAM components only.

a - Value calculated as one module bank in this operating condition, and all other module banks in power-down mode.

b - Value calculated reflects all module banks in this operating condition.



# Capacitance

|  |        | -1  | 3E  | -1  | 33  |       |       |
|--|--------|-----|-----|-----|-----|-------|-------|
| PARAMETER  | SYMBOL | MIN | MAX | MIN | MAX | UNITS | NOTES |
| Input Capacitance: S0#, S1#, CKE0, CKE1,<br>CK0, CK1 | Cı1    | 22  | 34  | 22  | 34  | pF    | 7     |
| Input Capacitance: All other input-only pins         | Cı2    | 12  | 18  | 12  | 18  | pF    | 7     |
| Input Capacitance: DQMB0#–DQMB7#                     | CI3    | 7   | 10  | 4   | 6   | pF    | 7     |
| Input/Output Capacitance: DQ0–DQ63                   | Cio1   | 10  | 15  | 6   | 8   | pF    | 7     |



# SYNCFLASH/SDRAM COMPONENT\* AC ELECTRICAL CHARACTERISTICS

(Notes: 19–22; notes appear following the parameter tables) Commercial Temperature (0°C  $\leq$  T\_A  $\leq$  +70°C); VDD = +3.3V  $\pm$ 0.3V

| AC CHARACTERISTICS PARAMETER           |                 |                  | -1   | 3E  | -1  | 33  |       |       |
|--|-----------------|------------------|------|-----|-----|-----|-------|-------|
|  |                 | SYMBOL           | MIN  | МАХ | MIN | МАХ | UNITS | NOTES |
| Access time from CLK                   | CL = 3          | <sup>t</sup> AC  |      | 5.4 |     | 5.4 | ns    |       |
| (positive edge)                        | CL = 2          | <sup>t</sup> AC  |      | 5.4 |     | 6   | ns    |       |
| Address hold time                      | ·               | <sup>t</sup> AH  | 0.8  |     | 0.8 |     | ns    |       |
| Address setup time                     |                 | <sup>t</sup> AS  | 1.5  |     | 1.5 |     | ns    |       |
| CLK high-level width                   |                 | <sup>t</sup> CH  | 2.5  |     | 2.5 |     | ns    |       |
| CLK low-level width                    |                 | <sup>t</sup> CL  | 2.5  |     | 2.5 |     | ns    |       |
| Clock cycle time CL = 3                | <sup>t</sup> CK | 7                |      | 7.5 |     | ns  | 24    |       |
|  | CL = 2          | <sup>t</sup> CK  | 7.5  |     | 10  |     | ns    | 24    |
| CKE hold time                          |                 | <sup>t</sup> CKH | 0.8  |     | 0.8 |     | ns    |       |
| CKE setup time                         |                 | <sup>t</sup> CKS | 1.5  |     | 1.5 |     | ns    |       |
| CS#, RAS#, CAS#, WE#, DQ               | M hold time     | <sup>t</sup> CMH | 0.8  |     | 0.8 |     | ns    | 23    |
| CS#, RAS#, CAS#, WE#, DQ               | M setup time    | <sup>t</sup> CMS | 1.5  |     | 1.5 |     | ns    | 23    |
| Data-in hold time                      |                 | <sup>t</sup> DH  | 0.8  |     | 0.8 |     | ns    |       |
| Data-in setup time                     |                 | <sup>t</sup> DS  | 1.5  |     | 1.5 |     | ns    |       |
| Data-out High-Z time                   | CL = 3          | <sup>t</sup> HZ  |      | 5.4 |     | 5.4 | ns    | 25    |
|  | CL = 2          | <sup>t</sup> HZ  |      | 5.4 |     | 6   | ns    | 25    |
| Data-out Low-Z time                    | ·               | <sup>t</sup> LZ  | 1    |     | 1   |     | ns    |       |
| Data-out hold time (load)              |                 | <sup>t</sup> OH  | 3    |     | 3   |     | ns    |       |
| Data-out hold time (no loa             | ad)             | <sup>t</sup> OHN | 1.8  |     | 1.8 |     | ns    | 26    |
| ACTIVE to ACTIVE command period        |                 | <sup>t</sup> RC  | 60   |     | 66  |     | ns    |       |
| ACTIVE to READ or WRITE delay          |                 | <sup>t</sup> RCD | 22.5 |     | 25  |     | ns    |       |
| ACTIVE bank a to ACTIVE bank b command |                 | <sup>t</sup> RRD | 14   |     | 15  |     | ns    |       |
| Transition time                        |                 | <sup>t</sup> T   | 0.3  | 1.2 | 0.3 | 1.2 | ns    | 27    |

## **SDRAM COMPONENT\* AC ELECTRICAL CHARACTERISTICS**

(Notes: 19–22; notes appear following the parameter tables) Commercial Temperature (0°C  $\leq$  T\_A  $\leq$  +70°C); VDD = +3.3V ±0.3V

| AC CHARACTERISTICS                    |                  | -13E   |         | -133   |         |       |       |
|---------------------------------------|------------------|--------|---------|--------|---------|-------|-------|
| PARAMETER                             | SYMBOL           | MIN    | MAX     | MIN    | MAX     | UNITS | NOTES |
| ACTIVE to PRECHARGE command           | <sup>t</sup> RAS | 37     | 120,000 | 44     | 120,000 | ns    |       |
| ACTIVE to READ or WRITE delay         | <sup>t</sup> RCD | 15     |         | 20     |         | ns    |       |
| Refresh period (4,096 and 8,192 rows) | <sup>t</sup> REF |        | 64      |        | 64      | ns    |       |
| AUTO REFRESH period                   | <sup>t</sup> RFC | 66     |         | 66     |         | ns    |       |
| PRECHARGE command period              | <sup>t</sup> RP  | 15     |         | 20     |         | ns    | 28    |
| WRITE recovery time                   | <sup>t</sup> WR  | 1 CK + |         | 1 CK + |         | -     |       |
|                                       |                  | 7.5ns  |         | 7.5ns  |         |       |       |
|                                       |                  | 14     | 1       | 15     | 1       |       |       |
| Exit SELF REFRESH to ACTIVE command   | <sup>t</sup> XSR | 67     |         | 75     |         | ns    | 29    |

\*Specifications for the SyncFlash/SDRAM components used on the module.



# SYNCFLASH/SDRAM AC FUNCTIONAL CHARACTERISTICS

(Notes: 19–22; notes appear following the parameter tables) Commercial Temperature (0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C); VDD = +3.3V ±0.3V

| PARAMETER   | SYMBOL            | -13E | -133 | UNITS           | NOTES |
|---|-------------------|------|------|-----------------|-------|
| READ/WRITE command to READ/LOAD COMMAND REGISTER  | <sup>t</sup> CCD  | 1    | 1    | <sup>t</sup> CK | 30    |
| CKE to clock disable or power-down entry mode     | <sup>t</sup> CKED | 1    | 1    | <sup>t</sup> CK | 31    |
| CKE to clock enable or power-down exit setup mode | <sup>t</sup> PED  | 1    | 1    | <sup>t</sup> CK | 30    |
| DQM to input data delay                           | <sup>t</sup> DQD  | 0    | 0    | <sup>t</sup> CK | 30    |
| DQM to data mask during WRITEs                    | <sup>t</sup> DQM  | 0    | 0    | <sup>t</sup> CK | 30    |
| DQM to data High-Z during READs                   | <sup>t</sup> DQZ  | 2    | 2    | <sup>t</sup> CK | 32    |
| WRITE command to input data delay                 | <sup>t</sup> DWD  | 0    | 0    | <sup>t</sup> CK | 30    |
| Data-in to ACTIVE command                         | <sup>t</sup> DAL  | 4    | 5    | <sup>t</sup> CK | 33    |
| Data-in to ACTIVE TERMINATE command               | <sup>t</sup> DPL  | 2    | 2    | <sup>t</sup> CK | 33    |
| LOAD MODE REGISTER command to ACTIVE command      | <sup>t</sup> MRD  | 2    | 2    | <sup>t</sup> CK |       |
| Last data-in to ACTIVE TERMINATE command          | <sup>t</sup> RDL  | 2    | 2    | <sup>t</sup> CK | 33    |

### SDRAM AC FUNCTIONAL CHARACTERISTICS

(Notes: 19–22; notes appear following the parameter tables) Commercial Temperature (0°C  $\leq$  T\_A  $\leq$  +70°C); VDD = +3.3V  $\pm0.3V$ 

| PARAMETER   |        | SYMBOL              | -13E | -133 | UNITS           |
|---|--------|---------------------|------|------|-----------------|
| Last data-in to burst STOP command                      |        | <sup>t</sup> BDL    | 4    | 5    | <sup>t</sup> CK |
| Last data-in to new READ/WRITE command                  |        | <sup>t</sup> CDL    | 2    | 2    | <sup>t</sup> CK |
| ata-out to high-impedance from PRECHARGE command CL = 3 |        | <sup>t</sup> ROH(3) | 2    | 2    | <sup>t</sup> CK |
|   | CL = 2 | <sup>t</sup> ROH(2) | 2    | 2    | <sup>t</sup> CK |



# SERIAL PRESENCE-DETECT EEPROM DC OPERATING CONDITIONS

(Note: 1)  $VDD = +3.3V \pm 0.3V$ 

| PARAMETER/CONDITION   | SYMBOL | MIN       | MAX       | UNITS |
|---|--------|-----------|-----------|-------|
| SUPPLY VOLTAGE  | Vdd    | 3         | 3.6       | V     |
| INPUT HIGH VOLTAGE: Logic 1; All inputs   | Vih    | Vdd x 0.7 | Vdd + 0.5 | V     |
| INPUT LOW VOLTAGE: Logic 0; All inputs  | VIL    | -1        | VDD x 0.3 | V     |
| OUTPUT LOW VOLTAGE: IOUT = 3mA  | Vol    | -         | 0.4       | V     |
| INPUT LEAKAGE CURRENT: VIN = GND to VDD   | ILI    | -         | 10        | μA    |
| OUTPUT LEAKAGE CURRENT: VOUT = GND to VDD                                       | ILO    | -         | 10        | μA    |
| STANDBY CURRENT: SCL = SDA = VDD - 0.3V;<br>All other inputs = GND or 3.3V +10% | Isb    | -         | 30        | μΑ    |
| POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz                             | IDD    | -         | 2         | mA    |

## SERIAL PRESENCE-DETECT EEPROM AC OPERATING CONDITIONS

(Note: 1)  $VDD = +3.3V \pm 0.3V$ 

| PARAMETER/CONDITION   | SYMBOL              | MIN | MAX | UNITS | NOTES |
|---|---------------------|-----|-----|-------|-------|
| SCL LOW to SDA data-out valid                               | <sup>t</sup> AA     | 0.3 | 3.5 | μs    |       |
| Time the bus must be free before a new transition can start | <sup>t</sup> BUF    | 4.7 |     | μs    |       |
| Data-out hold time  | <sup>t</sup> DH     | 300 |     | ns    |       |
| SDA and SCL fall time                                       | <sup>t</sup> F      |     | 300 | ns    |       |
| Data-in hold time   | <sup>t</sup> HD:DAT | 0   |     | μs    |       |
| Start condition hold time                                   | <sup>t</sup> HD:STA | 4   |     | μs    |       |
| Clock HIGH period   | thigh               | 4   |     | μs    |       |
| Noise suppression time constant at SCL, SDA inputs          | tl                  |     | 100 | ns    |       |
| Clock LOW period  | <sup>t</sup> LOW    | 4.7 |     | μs    |       |
| SDA and SCL rise time                                       | <sup>t</sup> R      |     | 1   | μs    |       |
| SCL clock frequency   | <sup>t</sup> SCL    |     | 100 | KHz   |       |
| Data-in setup time  | <sup>t</sup> SU:DAT | 250 |     | ns    |       |
| Start condition setup time                                  | <sup>t</sup> SU:STA | 4.7 |     | μs    |       |
| Stop condition setup time                                   | <sup>t</sup> SU:STO | 4.7 |     | μs    |       |
| WRITE cycle time  | <sup>t</sup> WRC    |     | 10  | ms    | 34    |



### NOTES

- 1. All voltages referenced to Vss.
- 2. An initial pause of 200ms is required after powerup. (VCC and VCCQ must be powered up simultaneously. Vss and VssQ must be at same potential.)
- 3. IDD specifications are tested after the device is properly initialized.
- 4. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. The IDD current will decrease as the CAS latency is reduced. This is because the maximum cycle rate is slower as the CAS latency is reduced.
- 6. Address transitions average one transition every 30ns.
- 7. This parameter is sampled. VCC = VCCQ; f = 1 MHz,  $T_A = +25^{\circ}C$ .
- 8. IDD is dependent on output loading and cycle rates. Specified values are obtained with mininum cycle time and the outputs open.
- 9. Enables on-chip refresh and address counters.
- 10. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid VIH or VIL levels.
- 11. The IDD current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
- 12. Address transitions average one transition every two clocks.
- 13. For -13E, CL = 2 and <sup>t</sup>CK = 7.5ns; for -133, CL = 3 and <sup>t</sup>CK = 7.5ns.
- 14. CKE is HIGH during refresh command period <sup>t</sup>RFC (MIN), else CKE is LOW. The IDD6 limit is actually a nominal value and does not result in a fail value.
- 15. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured (0°C  $\leq T_A \leq +70$ °C for commercial).
- 16. An initial pause of 100µs is required after powerup, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. Vss and VssQ must be at the same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.
- 17. AC timing and IDD tests have VIL = 0V and VIH = 3V, with timing referenced to 1.5V crossover point. If the input transition time is longer than 1ns, then

the timing is referenced at VIL (MAX) and VIH (MIN) and no longer at the ISV crossover point. Refer to Technical Note, TN-48-09, "LVTTL Derating for SDRAM Slew Rate Violations," for additional information on SDRAM timing.


- 18. IDD specifications are tested after the device is properly initialized.
- 19. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range  $(0^{\circ}C \le T_A \le +70^{\circ}C)$  is ensured.
- 20. In addition to meeting the transition rate specification, the clock and CKE must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 21. Outputs measured at 1.5V with equivalent load:



- 22. AC timing and IDD tests have VIL = 0V and VIH = 3V, with timing referenced to 1.5V crossover point.
- 23.  $3ns < {}^{t}PDL < 5ns.$
- 24. The clock frequency must remain constant during access or precharge states (READ and WRITE commands). CKE may be used to reduce the data rate.
- 25. <sup>t</sup>HZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet <sup>t</sup>OH before going High-Z.
- 26. Parameter guaranteed by design.
- 27. AC characteristics assume  ${}^{t}T = 1ns$ .
- 28. Auto precharge mode only. The precharge timing budget (<sup>t</sup>RP) begins 7.5ns/7ns after the first clock delay, after the last WRITE is executed.
- 29. CLK must be toggled a minimum of two times during this period.
- 30. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 31. Timing actually specified by <sup>t</sup>CKS; clock(s) specified as a reference only at minimum cycle rate.
- 32. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 33. Based on  ${}^{t}CK = 133$  MHz.
- 34. Timing actually specified by <sup>t</sup>WR.



# **SPD EEPROM Timing Diagram**



# Serial Presence-Detect Timing Parameters


| SYMBOL              | MIN | MAX | UNITS |
|---------------------|-----|-----|-------|
| <sup>t</sup> AA     | 0.3 | 3.5 | μs    |
| <sup>t</sup> BUF    | 4.7 |     | μs    |
| <sup>t</sup> DH     | 300 |     | ns    |
| <sup>t</sup> F      |     | 300 | ns    |
| <sup>t</sup> HD:DAT | 0   |     | μs    |
| <sup>t</sup> HD:STA | 4   |     | μs    |

# Serial Presence-Detect Timing Parameters

| SYMBOL              | MIN | ΜΑΧ | UNITS |
|---------------------|-----|-----|-------|
| <sup>t</sup> HIGH   | 4   |     | μs    |
| <sup>t</sup> LOW    | 4.7 |     | μs    |
| <sup>t</sup> R      |     | 1   | μs    |
| <sup>t</sup> SU:DAT | 250 |     | ns    |
| <sup>t</sup> SU:STA | 4.7 |     | μs    |
| <sup>t</sup> SU:STO | 4.7 |     | μs    |



144-PIN SODIMM (32MB SyncFlash/32MB, 64MB, 128MB SDRAM)



#### NOTE:

All dimensions in inches (millimeters)

 $\frac{MAX}{MIN}$  or typical where noted.

### **DATA SHEET DESIGNATION**

Advance: This datasheet contains initial descriptions of products still under development.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron, SyncFlash, and the Micron and M logos are trademarks and/or service marks of Micron Technology, Inc.



# **REVISION HISTORY**

| ٠ | Rev. 3, Advance   | 8/02 |
|---|---|------|
|   | Changed Timing Parameters <sup>t</sup> RCD  |      |
|   | Updated the Serial Presence-Detect Matrix   |      |
| • | Rev. 2, Advance   | 5/02 |
|   | Updated General Description and Initializing Module with On-Board Reset Controller text |      |
|   | Updated RP# text in Pin Description table   |      |
| • | Original document, Rev. 1, Advance  | 4/02 |