

# **SDC-14610/15 SERIES**



# THREE CHANNEL 14- AND 16-BIT TRACKING S/D CONVERTERS

# DESCRIPTION

The SDC-14610/15 Series are small low cost triple synchro- or resolver-to-digital converters. The SDC-14610 Series is fixed at 14 bits, the SDC-14615 at 16 bits. The three channels are independent tracking types but share digital output pins and a common reference.

The velocity output (VEL) from the SDC-14610/15 Series, which can be used to replace a tachometer, is a 4 V signal referenced to ground with a linearity of 1% of output voltage.

A BIT output is optional and is a logic line that indicates LOS (Loss Of Signal) or excessive converter error. Due to pin limitations this option will exclude the velocity output. SDC-14610/15 Series converters are available with operating temperature ranges of 0°C to +70°C and -55°C to +125°C, and MIL-PRF-38534 processing is available.

#### **APPLICATIONS**

With its low cost, small size, high accuracy, and versatile performance, the SDC-14610/15 Series converters are ideal for use in modern high-performance military and industrial position control systems. Typical applications include radar antenna positioning, navigation and fire control systems, motor control, and robotics.

# **FEATURES**

- Fixed 14- or 16-Bit Resolution
- Small Size 36-Pin DDIP Package
- Three Independent Converters
- Low Cost
- Velocity Output Eliminates
  Tachometer
- Optional BIT Output
- High Reliability Single Chip Monolithic
- -55°C to +125°C Operating Temperature Range
- MIL-PRF-38534 Processing Available




FIGURE 1. SDC-14610/15 BLOCK DIAGRAM (ONE CHANNEL)

TABLE 1. SDC-14610/15					TABLE 1. SDC 14610/15
These specs apply over the ra					PARAMETER
ence frequency ranges; 10% monic distortion. Values are for					
					OUTPUTS (continued) Built-In-Test (BIT)(Optional)
RESOLUTION	Bits	14		16	
ACCURACY	Min	4 + 1 LSB	20	4) + 1 LSB	
REPEATABILITY	LSB	4 + 1 LOD	1 max	,	
	LSB		1 max		Drive Capability
REFERENCE INPUT	LOD	(	EF, -R		
REFERENCE INFUT				Channels	
Туре			ifferent		
		2 & 11.8 V U	NITS	90 V unit	
Voltage Range	Vrms	2-35		10-130	
Frequency	Hz	360-5000		see note	DYNAMIC CHARACTERISTIC
Input Impedance	Ohm	001-		0701	Each Channel
single ended differential	Ohm Ohm	60k 120k		270k min 540k min	Input Frequency
Common Mode Range	Vpeak			200	Bandwidth(Closed Loop)
		100 transient		300 transient	Ка
SIGNAL INPUT		Eac	h Cha	nnel	A1
CHARACTERISTICS		200			A2 A
					B
90 V Synchro Input (L-L)	0	4001			Resolution
Zin line-to-line Zin line-to-ground	Ohm Ohm	123k 80k			Tracking Rate
Common Mode Voltage	V	180 max			typical
Common mode venage		100 max			minimum Acceleration (1 LSB lag)
11.8 V Synchro Input (L-L)					Settling Time (179° step max)
Zin line-to-line	Ohm	-			
Zin line-to-ground	Ohm V	34k 30 max			VELOCITY
Common Mode Voltage	v	SU Max			CHARACTERISTICS Polarity
11.8 V Resolver Input (L-L)					Voltage Range(Full Scale)
Zin line-to-line	Ohm	140k			Voltage Scaling
Zin line-to-ground	Ohm	70k			Scale Factor
Common Mode Voltage	V	30 max			Scale Factor TC
2 V Direct Input (L-L)					Reversal Error
Voltage Range	Vrms	2 nom, 2.3 r	nax		Linearity Zero Offset
Max Voltage No Damage	V	25 cont, 100 pk transient		nsient	Zero Offset TC
Input Impedance	Ohm	20 M//10 pF r	nin		Load
DIGITAL INPUT/OUTPUT					Noise
Logic Type		TTL/CMOS o			POWER SUPPLIES
Inputs		Logic $0 = 0.8$			Nominal Voltage
		Logic $1 = 2.0$			Voltage Range Max Volt. w/o Damage
		Loading (per max P.U. cu			Current (Ea.)
		+5 V //5 pF			TEMPERATURE RANGE
		CMOS trans		rotected	Operating
					-30X
		Each Chann			-10X
Inhibit (INH)(common)		Logic 0 inhibits; Data stable within 0.5 µs			Storage
Enable Bits 1 to 8 ( $\overline{EM}$ )			PHYSICAL		
Enable Bits 9 to 14(16) (EL)		within 150 r	าร		CHARACTERISTICS
		Logic 1 = Hig			Size
		Data High Z	within	100 ns	Weight
Outputs	bits	Common to		annele	
Parallel Data [1-14(16)]	DILS	8 parallel line			Note: 47 - 5k for 90 V, 60 Hz; 360 - 5
	1	binary angle,			1

TABLE 1. SDC 14610/15 S	<b>PECIFIC</b>	ATIONS		TINUED	)
PARAMETER	UNIT	VALUE			
DIGITAL INPUT/OUTPUT					
<b>OUTPUTS</b> (continued) Built-In-Test (BIT)(Optional)		Logic 0 = BIT condition $\pm 100$ LSBs of error with a fil- ter of 500 µs or LOS.			
Drive Capability	TTL	Each Channel 50 pF +			
	CMOS	Logic 0; 1 TTL load, 1.6 mA at 0.4 V max Logic 1; 10 TTL loads, -0.4 mA at 2.8 V min Logic 0; 100 mV max driving Logic 1; +5 V supply minus			, -0.4 driving
		100 mV min driving			
DYNAMIC CHARACTERISTICS Each Channel		Device Type 60 Hz 400		0 Hz	
Input Frequency Bandwidth(Closed Loop) Ka A1 A2 A	Hz Hz 1/s <sup>2</sup> 1/s 1/s 1/s	47-5 k 15 830 0.17 5k 29		360-5 k 103 53k 1.33 40k 230	
В	1/s	14.5		1 <sup>.</sup>	15
Resolution Tracking Rate typical	bits	14	16	14	16
minimum Acceleration (1 LSB lag)	rps rps deg/s <sup>2</sup>	1.25 1 18	0.31 0.25 4.5	10 8 1160	2.5 2 290
Settling Time (179° step max)	msec	1100	2500	140	320
VELOCITY			Each C	hannel	
CHARACTERISTICS Polarity	±V	Positive for increasing angle 4.5 typ,4 min 10 10 typ 20 max 100 typ 200 max			angle
Voltage Range(Full Scale) Voltage Scaling Scale Factor Scale Factor TC	rps/FS ±% ppm/°C				
Reversal Error Linearity Zero Offset	±% ±% mV	1 typ 2 max 0.5 typ 1 max 5 typ 10 max			
Zero Offset TC Load Noise	µV/°C kOhm (Vp/V)%	15 typ 30 max 20 max 1 typ 2 max			
POWER SUPPLIES Nominal Voltage Voltage Range Max Volt. w/o Damage	V ±% V	Total Device        +5      -5        5      10        +7      -7			
Current (Ea.)	mA	36 typ,	51 max	(	
Operating -30X	°C	0 to +7	0		
-30A -10X	°C	-55 to +125			
Storage	°Č	-65 to -			
PHYSICAL CHARACTERISTICS					
Size	in	1.70 x	0.78 x (	).21	
Weight	(mm) oz	(43.2 x 19.8 x 5.3) 0.66			

### THEORY OF OPERATION

The SDC-14610/15 Series of converters are based upon a single chip CMOS custom monolithic. They are implemented using the latest IC technology which merges precision analog circuitry with digital logic to form a complete high performance tracking resolver-to-digital converter.

FIGURE 1 is the Functional Block Diagram of SDC-14610/15 Series. The converter operates with ±5 VDC power supplies. Analog signals are referenced to analog ground, which is at ground potential. The converter is made up of three main sections; an input front-end, a converter, and a digital interface. The converter front-end differs for synchro, resolver and direct inputs. An electronic Scott-T is used for synchro inputs, a resolver conditioner for resolver inputs and a sine and cosine voltage follower for direct inputs. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 14-bit digital angle  $\phi$ . Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of SIN $\theta$ COS $\phi$  - COS $\theta$ SIN $\phi$  = SIN( $\theta$  -  $\phi$ ) using amplifiers, switches, logic and capacitors in precision ratios.

The converter accuracy is limited by the precision of the computing elements in the CT. In these converters, ratioed capacitors are used in the CT instead of more conventional precision ratioed resistors. Capacitors used as computing elements with op-amps need to be sampled to eliminate voltage drifting. Therefore, the circuits are sampled at a high rate to eliminate this drifting and at the same time to cancel out the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The DC error is integrated yielding a velocity voltage which, in turn, drives a voltage controlled oscillator (VCO). This VCO is an incremental integrator (constant voltage input to position rate output) which, together with the velocity integrator, forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the loop and another lag at higher frequency is introduced to reduce the gain and ripple at the carrier frequency and above.

#### TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its functional block diagram and its Bode plots (open and closed loop); these are shown in FIGURES 1 and 2 respectively.

The open loop transfer function is as follows:

Open Loop Transfer Function = 
$$\frac{A^2 \left(\frac{S}{B} + 1\right)}{S^2 \left(\frac{S}{10B} + 1\right)}$$

where A is the gain coefficient

and B is the frequency of lead compensation

The components of gain coefficient are error gradient, integrator gain, and VCO gain. These can be broken down as follows:

- Error Gradient = 0.011 volts per LSB (CT+Error Amp+Demod)

- Integrator gain = 
$$\frac{1}{R_iC_i}$$
 volts per second per volt

- VCO Gain =  $\frac{1}{1.25 \text{ R}_v \text{C}_v}$  LSBs per second per volt

#### **GENERAL SETUP CONSIDERATIONS**


The following recommendations should be considered when connecting the SDC-14610/15 Series converters:

- 1) Power supplies are  $\pm 5$  VDC. For lowest noise performance it is recommended that a 0.1  $\mu$ F or larger cap be connected from each supply to ground near the converter package.
- 2) Direct inputs are referenced to AGND.
- 3) Connect pin 5 (GND) to pin 6 (AGND) close to the hybrid.


#### INHIBIT AND ENABLE TIMING

The Inhibit (INH) signal is used to freeze the digital output angle in the transparent output data latch while data is being transferred. Application of an Inhibit signal does not interfere with the continuous tracking of the converter. As shown in FIGURE 3, angular output data is valid 500 nanoseconds maximum after the application of the low-going inhibit pulse.

Output angle data is enabled onto the tri-state data bus in six bytes. The Enable MSB (EM-A, EM-B, or EM-C) is used for the most significant 8 bits and Enable LSB (EL-A, EL-B, or EL-C) is used for the least significant bits. As shown in FIGURE 4, output data is valid 150 nanoseconds maximum after the application of a low-going enable pulse. The tri-state data bus returns to the high impedance state 100 nanoseconds maximum after the rising edge of the enable signal.



#### **FIGURE 2. BODE PLOTS**




### **BIT, BUILT-IN-TEST (OPTIONAL)**

This output is a logic line that will flag an internal fault condition, or LOS (Loss-Of-Signal). The internal fault detector monitors the internal error and, when it exceeds  $\pm 100$  LSBs, will set the line to a logic 0; this condition will occur during a large-step input and will reset to a logic 1 after the converter settles out. (The error voltage is filtered with a 500 µs filter) BIT will set for an overvelocity condition because the converter loop can't maintain input/output sync. BIT will also be set if a total LOS (loss of all signals) occurs.

#### **NO FALSE 180° HANGUP**

This feature eliminates the "false 180° reading" during instantaneous 180° step changes; this condition most often occurs when the input is "electronically switched" from a digital-to-synchro converter. If the "MSB" (or 180° bit) is "toggled" on and off, a converter without the "false 180° reading" feature may fail to respond.

The condition is artificial, as a "real" synchro or resolver cannot change its output 180° instantaneously. The condition is most often noticed during wraparound verification tests, simulations, or troubleshooting.



Notes:

1. Dimensions are in inches (millimeters).

2. Lead identification numbers are for reference only.

 Lead clusters shall be centered within ±0.01 of outline dimensions. Lead spacing dimensions apply only at seating plane.

Pin material meets solderability requirements to MIL-STD-202E, Method 208C.
 Case is electrically floating.

## FIGURE 5. SDC-14610/15 MECHANICAL OUTLINE

TABLE 2. PINOUTS (36 PIN) (SEE NOTE 1)						
1	S1A(S)	S1A(R)	N.C.	36	VEL A (Velocity Output) (see Note 2)	
2	S2A(S)	S2A(R)	+COSA(D)	36	EM-A (Enable MSBs)	
3	S3A(S)	S3A(R)	+SINA(D)	34	EL-A (Enable LSBs)	
4	N.C.	S4A(R)	N.C.	33	INH (Inhibit)	
5	5 GND (Ground)(see Note 4)		32	VEL B (Velocity Output) (see Note 2)		
6	AGND (Ar (see Note 4)	nalog Ground	i)	31	EM-B (Enable MSBs)	
7	S1B(S)	S1B(R)	N.C.	30	EL-B (Enable LSBs)	
8	S2B(S)	S2B(R)	+COSB(D)	29	Bit 8/Bit 16 (see Note 3)	
9	S3B(S)	S3B(R)	+SINB(D)	28	Bit 7/Bit 15 (see Note 3)	
10	N.C.	S4B(R)	N.C.	27	Bit 6/Bit 14	
11	11 -5 V (Power Supply)			26	Bit 5/Bit 13	
12	2 +5 V (Power Supply)		25	Bit 4/Bit 12		
13	S1C(S)	S1C(R)	N.C.	24	Bit 3/Bit 11	
14	S2C(S)	S2C(R)	+COSC(D)	23	Bit 2/Bit 10	
15	S3C(S)	S3C(R)	+SINC(D)	22	Bit 1/Bit 9	
16	N.C.	S4C(R)	N.C.	21	VEL C (Velocity Output) (see Note 2)	
17	17 -REF (-Reference Input)			20	EL-C (Enable LSBs)	
18	18 +REF (+Reference Input)			19	EM-C (Enable MSBs)	

Notes: 1. (S) = Synchro; (R) = Resolver; (D) = 2 V Resolver Direct

2. Replaced with BIT - "T" option

3. SDC-14615 Series only

4. Connect pin 5 (GND) to pin 6 (AGND) close to the hybrid

## **ORDERING INFORMATION**

SD-1461XT-XXXX
Supplemental Process Requirements:
S = Pre-Cap Source Inspection
L = Pull Test
Q = Pull Test and Pre-Cap Inspection
K = One Lot Date Code
W = One Lot Date Code and PreCap Source
Y = One Lot Date Code and 100% Pull Test
Z = One Lot Date Code, PreCap Source and 100% Pull Test
Blank = None of the Above
││ ││ └──── Accuracy:
$2 = \pm 4 + 1 \text{ LSB}$
4 = $\pm 2$ minutes + 1 LSB (Not available with 14-bit units.)
Process Requirements:
0 = Standard DDC Processing, no Burn-In (See table below.)
1 = MIL-PRF-38534 Compliant
2 = B*
3 = MIL-PRF-38534 Compliant with PIND Testing
4 = MIL-PRF-38534 Compliant with Solder Dip
5 = MIL-PRF-38534 Compliant with PIND Testing and Solder Dip
6 = B* with PIND Testing
7 = B* with Solder Dip
8 = B* with PIND Testing and Solder Dip
9 = Standard DDC Processing with Solder Dip, no Burn-In (See table below.)
Temperature Grade/Data Requirements: $1 = -55^{\circ}C$ to $+125^{\circ}C$
$2 = -40^{\circ}$ C to $+85^{\circ}$ C
$3 = 0^{\circ}$ C to +70°C
$4 = -55^{\circ}$ C to $+125^{\circ}$ C with Variables Test Data
$5 = -40^{\circ}$ C to $+85^{\circ}$ C with Variables Test Data
$8 = 0^{\circ}$ C to +70°C with Variables Test Data
Output Option:
Blank = Standard Velocity Output (VEL)
T = Built-In-Test Output, instead of VEL
Input Option:
0 = 11.8 V, Synchro, 14 bit, 400 Hz
1 = 11.8 V, Resolver, 14 bit, 400 Hz
2 = 90 V, Synchro, 14 bit, 400 Hz
3 = 2 V, Direct, 14 bit, 400 Hz
4 = 90 V, Synchro, 14 bit, 60 Hz
5 = 11.8 V, Synchro, 16 bit, 400 Hz
6 = 11.8 V, Resolver, 16 bit, 400 Hz
7 = 90 V, Synchro, 16 bit, 400 Hz
8 = 2  V, Direct 16 bit, 400 Hz
9 = 90 V, Synchro, 16 bit, 60 Hz

\*Standard DDC Processing with burn-in and full temperature test—see table below.

STANDARD DDC PROCESSING					
TEST	MIL-STD-883				
TEST	METHOD(S)	CONDITION(S)			
INSPECTION	2009, 2010, 2017, and 2032	_			
SEAL	1014	A and C			
TEMPERATURE CYCLE	1010	С			
CONSTANT ACCELERATION	2001	A			
BURN-IN	1015, Table 1	_			

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith. Specifications are subject to change without notice.



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7389 or 7413

Headquarters - Tel: (631) 567-5600 ext. 7389 or 7413, Fax: (631) 567-7358 Southeast - Tel: (703) 450-7900, Fax: (703) 450-6610 West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988 Europe - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264 Asia/Pacific - Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689 World Wide Web - http://www.ddc-web.com

