# International **IOR** Rectifier

## ADVANCED ANALOG HIGH RELIABILITY HYBRID DC/DC CONVERTER

#### Description

The AFL Series of DC/DC converters feature high power density with no derating over the full military temperature range. This device is offered as part of a complete family of converters providing single and dual output voltages originally created to operate over a broad input voltage range of 28 to 270 volts with output power ranging from 66 to 120 watts. For applications requiring higher output power, multiple converters can be operated in parallel. The internal current sharing circuits assure equal current distribution among the paralleled converters. This series incorporates Advanced Analog's proprietary magnetic pulse feedback technology providing optimum dynamic line and load regulation response. This feedback system samples the output voltage at the pulse width modulator fixed clock frequency, nominally 550 KHz. Multiple converters can be synchronized to a system clock in the 500 KHz to 700 KHz range or to the synchronization output of one converter. Undervoltage lockout, primary and secondary referenced inhibit, soft-start and load fault protection are provided on all models.


These converters are hermetically packaged in two enclosure variations, utilizing copper core pins to minimize resistive DC losses. Three lead styles are available, each fabricated using Advanced Analog's rugged ceramic lead-to-package seal assuring long term hermeticity in the most harsh environments.

Manufactured in a facility fully qualified to MIL-PRF-38534, these converters are available in four screening grades to satisfy a wide range of requirements. The CH grade is fully compliant to the requirements of MIL-PRF-38534 for class H. The HB grade is fully processed and screened to the class H requirement, but does not have material element evaluated to the class H requirement. Both grades are tested to meet the complete group "A" test specification over the full military temperature range without output power deration. Two grades with more limited screening are also available for use in less de-

www.irf.com

PD - 94528A

### AFL503R3S 50V Input, 3.3V Output



#### Features

- 30 To 80 Volt Input Range
- 3.3 Volt Output
- High Power Density 50 W/in<sup>3</sup>
- 66 Watt Output Power
- Parallel Operation with Stress and Current Sharing
- Low Profile (0.380") Seam Welded Package
- Ceramic Feedthru Copper Core Pins
- High Efficiency to 74%
- Full Military Temperature Range
- Continuous Short Circuit and Overload Protection
- Remote Sensing Terminals
- Primary and Secondary Referenced Inhibit Functions
- Line Rejection > 40 dB DC to 50KHz
- External Synchronization Port
- Fault Tolerant Design

manding applications. Variations in electrical, mechanical and screening can be accommodated. Contact Advanced Analog for special requirements.

## International **tor** Rectifier

#### Specifications

ABSOLUTE MAXIMUM RATINGS			
Input Voltage	-0.5V to 50V		
Soldering Temperature	300°C for 10 seconds		
Case Temperature	Operating Storage	-55°C to +125°C -65°C to +135°C	

**Electrical Performance Characteristics** -55°C  $\leq$  T<sub>CASE</sub>  $\leq$  +125°C, 30V $\leq$  V<sub>IN</sub>  $\leq$  80V unless otherwise specified.

Parameter	Group A Subgroups	Test Conditions	Min	Nom	Мах	Unit
INPUT VOLTAGE		Note 6	30	50	80	V
OUTPUT VOLTAGE		V <sub>IN</sub> = 50 Volts, 100% Load				
	1		3.27	3.30	3.33	V
	2, 3		3.23		3.37	V
OUTPUT CURRENT		VIN = 30, 50, 80 Volts,, Note 6			20	А
OUTPUT POWER		Note 6			66	W
MAXIMUM CAPACITIVE LOAD	4	Note 1	10,000			μfd
OUTPUT VOLTAGE TEMPERATURE COEFFICIENT		VIN = 50 Volts, 100% Load Note 1, 6	-0.015		+0.015	%/°C
OUTPUT VOLTAGE REGULATION Line	1, 2, 3	No Load, 50% Load, 100% Load	-20.0		+20.0	mV
Load	1, 2, 3	VIN = 30, 50, 80 Volts,	-35.0		+35.0	mV
	1, 2, 3	\/IN - 20 E0 80 \/olta 100%   aad	-33.0		+33.0	IIIV
OUTFOT RIFFLE VOLTAGE	1, 2, 3	VIN = 30, 50, 80 Volts,, 100% Load, BW = 10MHz			30	mVpp
INPUT CURRENT No Load	1 2, 3	VIN = 50 Volts, IOUT = 0			80 100	mA mA
Inhibit 1 Inhibit 2	1, 2, 3 1, 2, 3 1, 2, 3	Pin 4 Shorted to Pin 2 Pin 12 Shorted to Pin 8			5.00 50.0	mA mA
INPUT RIPPLE CURRENT	1, 2, 3	VIN = 50 Volts, 100% Load B.W. = 10MHz			60	mA <sub>pp</sub>
CURRENT LIMIT POINT		$V_{OUT} = 90\% V_{NOM}$ Note 5				
Expressed as a Percentage of Full Rated Load	1 2 3		115 105 125		125 115 140	% % %
LOAD FAULT POWER DISSIPATION Overload or Short Circuit	1, 2, 3	VIN = 50 Volts,			33	w
EFFICIENCY	1, 2, 3	VIN = 50 Volts, 100% Load	72	74		%
SWITCHING FREQUENCY	1, 2, 3		500	550	600	KHz
ISOLATION	1	Input to Output or Any Pin to Case (except Pin 3). Test @ 500VDC	100			MΩ
MTBF		MIL-HDBK-217F, AIF @ $T_{C}$ = 40°C	300			KHrs

For Notes to Specifications, refer to page 3



#### Elecrical Performance Characteristics (Continued)

Parameter	Group A Subgroups	Test Conditions	Min	Nom	Max	Unit
ENABLE INPUTS (Inhibit Function) Converter Off Sink Current Converter On Sink Current	1, 2, 3 1, 2, 3	Logical Low, Pin 4 or Pin 12 Note 1 Logical High, Pin 4 and Pin 12 - Note 9 Note 1	-0.5 2.0		0.8 100 50 100	ν μΑ ν μΑ
SYNCHRONIZATION INPUT Frequency Range Pulse Amplitude, Hi Pulse Amplitude, Lo Pulse Rise Time Pulse Duty Cycle	1, 2, 3 1, 2, 3 1, 2, 3	Note 1 Note 1	500 2.0 -0.5 20		700 10 0.8 100 80	KHz V NSec %
LOAD TRANSIENT RESPONSE		Note 2, 8				
Amplitude Recovery Amplitude	4, 5, 6 4, 5, 6 4, 5, 6	Load Step 50% ⇔ 100% Load Step 10% ⇔ 50%	-450 -450		450 200 450	mV μSec mV
Recovery	4, 5, 6		400		400	μSec
LINE TRANSIENT RESPONSE		Note 1, 2, 3				
Amplitude Recovery		$V_{IN}$ Step = 30 $\Leftrightarrow$ 80 Volts	-500		500 500	mV μSec
TURN-ON CHARACTERISTICS		VIN = 30, 50, 80 Volts,. Note 4				
Overshoot Delay	4, 5, 6 4, 5, 6	Enable 1, 2 on. (Pins 4, 12 high or open)			250 120	mV mSec
LOAD FAULT RECOVERY		Same as Turn On Characteristics.				
LINE REJECTION		MIL-STD-461, CS101, 30Hz to 50KHz Note 1	40	50		dB


Notes to Specifications:

- 1. Parameters not 100% tested but are guaranteed to the limits specified in the table.
- 2. Recovery time is measured from the initiation of the transient to where V<sub>OUT</sub> has returned to within  $\pm$ 1% of V<sub>OUT</sub> at 50% load.
- 3. Line transient transition time  $\geq$  100  $\mu$ Sec.
- 4. Turn-on delay is measured with an input voltage rise time of between 100 and 500 volts per millisecond.
- 5. Current limit point is that condition of excess load causing output voltage to drop to 90% of nominal.
- 6. Parameter verified as part of another test.
- 7. All electrical tests are performed with the remote sense leads connected to the output leads at the load.
- 8. Load transient transition time  $\geq$  10  $\mu$ Sec.
- 9. Enable inputs internally pulled high. Nominal open circuit voltage  $\approx$  4.0VDC.

#### AFL503R3S Circuit Description

International **TOR** Rectifier

Figure I. AFL Single Output Block Diagram



#### **Circuit Operation and Application Information**

The AFL series of converters employ a forward switched mode converter topology. (refer to Figure I.) Operation of the device is initiated when a DC voltage whose magnitude is within the specified input limits is applied between pins 1 and 2. If pin 4 is enabled (at a logical 1 or open) the primary bias supply will begin generating a regulated housekeeping voltage bringing the circuitry on the primary side of the converter to life. Two power MOSFETs used to chop the DC input voltage into a high frequency square wave, apply this chopped voltage to the power transformer. As this switching is initiated, a voltage is impressed on a second winding of the power transformer which is then rectified and applied to the primary bias supply. When this occurs, the input voltage is shut out and the primary bias voltage becomes exclusively internally generated.

The switched voltage impressed on the secondary output transformer winding is rectified and filtered to provide the converter output voltage. An error amplifier on the secondary side compares the output voltage to a precision reference and generates an error signal proportional to the difference. This error signal is magnetically coupled through the feedback transformer into the controller section of the converter varying the pulse width of the square wave signal driving the MOSFETs, narrowing the width if the output voltage is too high and widening it if it is too low.


#### **Remote Sensing**

Connection of the + and - sense leads at a remotely locatled load permits compensation for resistive voltage drop between the converter output and the load when they are physically separated by a significant distance. This connection allows regulation to the placard voltage at the point of application. When the remote sensing features is not used, the sense leads should be connected to their respective output terminals at the converter. Figure III. illustrates a typical application.

#### Inhibiting Converter Output

As an alternative to application and removal of the DC voltage to the input, the user can control the converter output by providing TTL compatible, positive logic signals to either of two enable pins (pin 4 or 12). The distinction between these two signal ports is that enable 1 (pin 4) is referenced to the input return (pin 2) while enable 2 (pin 12) is referenced to the output return (pin 8). Thus, the user has access to an inhibit function on either side of the isolation barrier. Each port is internally pulled "high" so that when not used, an open connection on both enable pins permits normal converter operation. When their use is desired, a logical "low" on either port will shut the converter down.

#### Figure II. Enable Input Equivalent Circuit



www.irf.com

# International

Internally, these ports differ slightly in their function. In use, a low on Enable 1 completely shuts down all circuits in the converter while a low on Enable 2 shuts down the secondary side while altering the controller duty cycle to near zero. Enabling by the use of either port is transparent to the user save for minor differences in idle current. (See specification table).


#### Synchronization of Multiple Converters

When operating multiple converters, system requirements often dictate operation of the converters at a common frequency. To accommodate this requirement, the AFL series converters provide both a synchronization input and output.

The sync input port permits synchronization of an AFL converter to any compatible external frequency source operating between 500 and 700 KHz. This input signal should be referenced to the input return and have a 10% to 90% duty cycle. Compatibility requires transition times less th an100 ns, maximum low level of +0.8 volts and a minimum high level of +2.0 volts. The sync output of another converter which has been designated as the master oscillator provides a convenient frequency source for this mode of operation. When external synchronization is not required, the sync in pin should be left unconnected thereby permitting the converter to operate at its' own internally set frequency.

The sync output signal is a continuous pulse train set at 550  $\pm$ 50 KHz, with a duty cycle of 15  $\pm$ 5%. This signal is referenced to the input return and has been tailored to be compatible with the AFL sync input port. Transition times are less than 100 ns and the low level output impedance is less than 50 ohms. This signal is active when the DC input voltage is within the specified operating range and the converter is not inhibited. This output has adequate drive reserve to synchronize at least five additional converters. A typical synchronization connection option is illustrated in Figure III.

#### Figure III. Preferred Connection for Parallel Operation



#### Parallel Operation-Current and Stress Sharing

Figure III. illustrates the preferred connection scheme for operation of a set of AFL converters with outputs operating in parallel. Use of this connection permits equal sharing of a load current exceeding the capacity of an individual AFL among the members of the set. An important feature of the

www.irf.com

AFL series operating in the parallel mode is that in addition to sharing the current, the stress induced by temperature will also be shared. Thus if one member of a paralleled set is operating at a higher case temperature, the current it provides to the load will be reduced as compensation for the temperature induced stress on that device.

When operating in the shared mode, it is important that symmetry of connection be maintained as an assurance of optimum load sharing performance. Thus, converter outputs should be connected to the load with equal lengths of wire of the same gauge and sense leads from each converter should be connected to a common physical point, preferably at the load along with the converter output and return leads. All converters in a paralleled set must have their share pins connected together. This arrangement is diagrammatically illustrated in Figure III. showing the outputs and sense pins connected at a star point which is located close as possible to the load.

As a consequence of the topology utilized in the current sharing circuit, the share pin may be used for other functions. In applications requiring a single converter, the voltage appearing on the share pin may be used as a "current monitor". The share pin open circuit voltage is nominally +1.00v at no load and increases linearly with increasing output current to +2.20v at full load. The share pin voltage is referenced to the output return pin.

#### **Thermal Considerations**

Because of the incorporation of many innovative technological concepts, the AFL series of converters is capable of providing very high output power from a package of very small volume. These magnitudes of power density can only be obtained by combining high circuit efficiency with effective methods of heat removal from the die junctions. This requirement has been effectively addressed inside the device; but when operating at maximum loads, a significant amount of heat will be generated and this heat must be conducted away from the case. To maintain the case temperature at or below the specified maximum of 125°C, this heat must be transferred by conduction to an appropriate heat dissipator held in intimate contact with the converter base-plate.

Because effectiveness of this heat transfer is dependent on the intimacy of the baseplate/heatsink interface, it is strongly recommended that a high thermal conductivity heat transferance medium is inserted between the baseplate and heatsink. The material most frequently utilized at the factory during all testing and burn-in processes is sold under the trade name of Sil-Pad® 400<sup>1</sup>. This particular product is an insulator but electrically conductive versions are also available. Use of these materials assures maximum surface contact with the heat dissipator thereby compensating for minor variations of either surface. While other available types of heat conductive materials and compounds may provide similar performance, these alternatives are often less convenient and are frequently messy to use.

A conservative aid to estimating the total heat sink surface area (A<sub>HEAT SINK</sub>) required to set the maximum case temperature rise ( $\Delta T$ ) above ambient temperature is given by the following expression:

$$A_{\text{HEAT SINK}} \approx \left\{ \frac{\Delta T}{80P^{0.85}} \right\}^{-1.43} - 3.0$$

where

$$\Delta T = \text{Case temperature rise above ambient}$$
$$P = \text{Device dissipation in Watts} = P_{OUT} \left\{ \frac{1}{Eff} - 1 \right\}$$

As an example, it is desired to maintain the case temperature of an AFL27015S at  $\leq$  +85°C in an area where the ambient temperature is held at a constant +25°C; then

$$\Delta T = 85 - 25 = 60^{\circ}C$$

From the Specification Table, the worst case full load efficiency for this device is 83%; therefore the power dissipation at full load is given by

$$P = 120 \bullet \left\{ \frac{1}{.83} - 1 \right\} = 120 \bullet (0.205) = 24.6W$$

and the required heat sink area is

A HEAT SINK = 
$$\left\{\frac{60}{80 \cdot 24.6^{0.85}}\right\}^{-1.43} - 3.0 = 71 \text{ in}^2$$


Thus, a total heat sink surface area (including fins, if any) of 71 in<sup>2</sup> in this example, would limit case rise to  $60^{\circ}$ C above ambient. A flat aluminum plate, 0.25" thick and of approximate dimension 4" by 9" (36 in<sup>2</sup> per side) would suffice for this application in a still air environment. Note that to meet the criteria in this example, both sides of the plate require unrestricted exposure to the ambient air.

# International

#### **Input Filter**

The AFL503R3S series converters incorporate a single stage LC input filter whose elements dominate the input load impedance characteristic during the turn-on sequence. The input circuit is as shown in Figure IV.





#### Undervoltage Lockout

A minimum voltage is required at the input of the converter to initiate operation. This voltage is set to  $26.5 \pm 1.5$  volts. To preclude the possibility of noise or other variations at the input falsely initiating and halting converter operation, a hysteresis of approximately 2.0 volts is incorporated in this circuit. Thus if the input voltage drops to  $24.5 \pm 1.5$  volts, the converter will shut down and remain inoperative until the input voltage returns to  $\approx 25$  volts.

#### **Output Voltage Adjust**

In addition to permitting close voltage regulation of remotely located loads, it is possible to utilize the converter sense pins to incrementally increase the output voltage over a limited range. The adjustments made possible by this method are intended as a means to "trim" the output to a voltage setting for some particular application, but are not intended to create an adjustable output converter. These output voltage setting variations are obtained by connecting an appropriate resistor value between the +sense and -sense pins while connecting the -sense pin to the output return pin as shown in Figure V. below. The range of adjustment and corresponding range of resistance values can be determined by use of the following equation.

$$R_{adj} = 100 \bullet \left\{ \frac{V_{NOM}}{V_{OUT} - V_{NOM} - .025} \right\}$$


Where  $V_{\text{NOM}}$  = device nominal output voltage, and

$$V_{\text{out}}$$
 = desired output voltage

www.irf.com

Finding a resistor value for a particular output voltage, is simply a matter of substituting the desired output voltage and the nominal device voltage into the equation and solving for the corresponding resistor value.

Figure V. Connection for V<sub>OUT</sub> Adjustment




Caution: Do not set  $R_{adj} < 500\Omega$ 

Attempts to adjust the output voltage to a value greater than 120% of nominal should be avoided because of the potential of exceeding internal component stress ratings and subsequent operation to failure. Under no circumstance should the external setting resistor be made less than  $500\Omega$ . By remaining within this specified range of values, completely safe operation fully within normal component derating limits is assured.

Examination of the equation relating output voltage and resistor value reveals a special benefit of the circuit topology utilized for remote sensing of output voltage in the AFL50XXS series of converters. It is apparent that as the resistance increases, the output voltage approaches the nominal set value of the device. In fact the calculated limiting value of output voltage as the adjusting resistor becomes very large is  $\approx 25 \text{mV}$  above nominal device voltage.

The consequence is that if the +sense connection is unintentionally broken, an AFL50XXS has a fail-safe output voltage of Vout + 25mV, where the 25mV is independent of the nominal output voltage. It can be further demonstrated that in the event of both the + and - sense connections being broken, the output will be limited to Vout + 440mV. This 440 mV is also essentially constant independent of the nominal output voltage. While operation in this condition is not damaging to the device, not all performance parameters will be met.

International



## BERYLLIA WARNING: These converters are hermetically sealed; however they contain BeO substrates and should not be ground or subjected to any other operations including exposure to acids, which may produce Beryllium dust or fumes containing Beryllium

www.irf.com



#### Available Screening Levels and Process Variations for AFL503R3S Series.


Requirement	MIL-STD-883 Method	No Suffix	ES Suffix	HB Suffix	CH Suffix
Temperature Range		-20°C to +85°C	-55°C to +125°C	-55°C to +125°C	-55°C to +125°C
Element Evaluation					MIL-H-38534
Internal Visual	2017	*	$\checkmark$	$\checkmark$	~
Temperature Cycle	1010		Cond B	Cond C	Cond C
Constant Acceleration	2001,		500g	Cond A	Cond A
Burn-in	1015	48hrs @ 85°C	48hrs @ 125°C	160hrs @ 125°C	160hrs @ 125°C
Final Electrical (Group A)	MIL-PRF-38534 Specification	25°C	25°C	-55, +25, +125°C	-55, +25, +125°C
Seal, Fine & Gross	1014	Cond C	Cond A, C	Cond A, C	Cond A, C
External Visual	2009	*	~	~	~

\* per Commercial Standards

#### AFL503R3S Pin Designation

Pin No.	Designation
1	Positive Input
2	Input Return
3	Case
4	Enable 1
5	Sync Output
6	Sync Input
7	Positive Output
8	Output Return
9	Return Sense
10	Positive Sense
11	Share
12	Enable 2

#### Part Numbering



# International

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331 ADVANCED ANALOG: 2270 Martin Av., Santa Clara, California 95050, Tel: (408) 727-0500 Visit us at www.irf.com for sales contact information. Data and specifications subject to change without notice. 10/02

www.irf.com