



CYPRESS

CY54/74FCT2652T

## 8-Bit Registered Transceiver

## Features

- Function and pinout compatible with FCT and F logic
- FCT-C speed at 5.4 ns max. (Com'l)  
FCT-A speed at 6.3 ns max. (Com'l)
- 25Ω output series resistors to reduce transmission line reflection noise
- Reduced  $V_{OH}$  (typically = 3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- Power-off disable feature
- Matched rise and fall times
- Fully compatible with TTL input and output logic levels
- Sink current 12 mA (Com'l),  
12 mA (MIL)
- Source current 15 mA (Com'l),  
12 mA (MIL)
- ESD > 2000V

- Independent register for A and B buses
- Multiplexed real-time and stored data transfer

## Functional Description

The FCT2652T consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. GAB and  $\overline{GAB}$  control pins are provided to control the transceiver functions. SAB and  $\overline{SAB}$  control pins are provided to select either real-time or stored data transfer.

On-chip termination resistors are added to the outputs to reduce system noise caused by reflections. The FCT2652T can replace the FCT652T to reduce noise in an existing design.


The circuitry used for select control will eliminate the typical decoding glitch that

occurs in a multiplexer during transition between stored and real-time data. A LOW input level selects real-time data and a HIGH selects stored data.


Data on the A or B data bus, or both, can be stored in the internal D flip-flops by LOW-to-HIGH transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins. When SAB and  $\overline{SAB}$  are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling GAB and  $\overline{GAB}$ . In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.


Logic Block Diagram



Pin Configurations







DIP/SOIC/QSOPI Top View





CYPRESS

CY54/74FCT2652T



Function Table<sup>[1]</sup>

Inputs						Data I/O		Operation or Function
GAB	GBA	CPAB	CPBA	SAB	SBA	A <sub>1</sub> thru A <sub>8</sub>	B <sub>1</sub> thru B <sub>8</sub>	
L L	H H	H or L <u>J</u>	H or L <u>J</u>	X X	X X	Input	Input	Isolation Store A and B Data
X H	H H	<u>J</u>	H or L <u>J</u>	X X <sup>[1]</sup>	X X	Input Input	Unspecified <sup>[2]</sup> Output	Store A, Hold B Store A in both registers
L L	X L	H or L <u>J</u>	<u>J</u>	X X	X X <sup>[1]</sup>	Unspecified <sup>[2]</sup> Output	Input Input	Hold A, Store B Store B in both registers
L L	L L	X X	X H or L	X X	L H	Output	Input	Real-Time B Data to A Bus Stored B Data to A Bus
H H	H H	X H or L	X X	L H	X X	Input	Output	Real-Time A Data to B Bus Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

**Maximum Ratings<sup>[3, 4]</sup>**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with

Power Applied ..... -65°C to +135°C

Supply Voltage to Ground Potential ..... -0.5V to +7.0V

DC Input Voltage ..... -0.5V to +7.0V

DC Output Voltage ..... -0.5V to +7.0V

DC Output Current (Maximum Sink Current/Pin) .... 120 mA

Power Dissipation ..... 0.5W

Static Discharge Voltage ..... >2001V  
(per MIL-STD-883, Method 3015)**Operating Range**

Range	Range	Ambient Temperature	V <sub>CC</sub>
Commercial	CT, DT	0°C to +70°C	5V ± 5%
Commercial	T, AT	-40°C to +85°C	5V ± 5%
Military <sup>[5]</sup>	All	-55°C to +125°C	5V ± 10%

**Notes:**

1. Select control=L: clocks can occur simultaneously.  
Select control=H: clocks must be staggered in order to load both registers. H = HIGH Voltage Level. L = LOW Voltage Level.  
X = Don't Care.
2. The data output functions may be enabled or disabled by various signals at the GAB or GBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.
3. Unless otherwise noted, these limits are over the operating free-air temperature range.
4. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.
5. T<sub>A</sub> is the "instant on" case temperature.

**Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions		Min.	Typ. <sup>[6]</sup>	Max.	Unit
$V_{OH}$	Output HIGH Voltage	$V_{CC}=\text{Min.}$ , $I_{OH}=-15\text{ mA}$	Com'l	2.4	3.3		V
		$V_{CC}=\text{Min.}$ , $I_{OH}=-12\text{ mA}$	Mil	2.4	3.3		V
$V_{OL}$	Output LOW Voltage	$V_{CC}=\text{Min.}$ , $I_{OL}=12\text{ mA}$	Com'l		0.3	0.55	V
		$V_{CC}=\text{Min.}$ , $I_{OL}=12\text{ mA}$	Mil		0.3	0.55	V
$R_{OUT}$	Output Resistance	$V_{CC}=\text{Min.}$ , $I_{OL}=12\text{ mA}$	Com'l	20	25	40	$\Omega$
		$V_{CC}=\text{Min.}$ , $I_{OL}=12\text{ mA}$	Mil		25		$\Omega$
$V_{IH}$	Input HIGH Voltage			2.0			V
$V_{IL}$	Input LOW Voltage					0.8	V
$V_H$	Hysteresis <sup>[7]</sup>	All inputs			0.2		V
$V_{IK}$	Input Clamp Diode Voltage	$V_{CC}=\text{Min.}$ , $I_{IN}=-18\text{ mA}$			-0.7	-1.2	V
$I_{IH}$	Input HIGH Current	$V_{CC}=\text{Max.}$ , $V_{IN}=V_{CC}$			5		$\mu A$
$I_{IH}$	Input HIGH Current	$V_{CC}=\text{Max.}$ , $V_{IN}=2.7\text{V}$			$\pm 1$		$\mu A$
$I_{IL}$	Input LOW Current	$V_{CC}=\text{Max.}$ , $V_{IN}=0.5\text{V}$			$\pm 1$		$\mu A$
$I_{OZH}$	Off State HIGH-Level Output Current	$V_{CC}=\text{Max.}$ , $V_{OUT}=2.7\text{V}$				10	$\mu A$
$I_{OZL}$	Off State LOW-Level Output Current	$V_{CC}=\text{Max.}$ , $V_{OUT}=0.5\text{V}$				-10	$\mu A$
$I_{OS}$	Output Short Circuit Current <sup>[8]</sup>	$V_{CC}=\text{Max.}$ , $V_{OUT}=0.0\text{V}$		-60	-120	-225	mA
$I_{OFF}$	Power-Off Disable	$V_{CC}=0\text{V}$ , $V_{OUT}=4.5\text{V}$				$\pm 1$	$\mu A$

**Capacitance<sup>[7]</sup>**

Parameter	Description	Test Conditions	Typ. [6]	Max.	Unit
$C_{IN}$	Input Capacitance		5	10	pF
$C_{OUT}$	Output Capacitance		9	12	pF

**Notes:**

6. Typical values are at  $V_{CC}=5.0\text{V}$ ,  $T_A=+25^\circ\text{C}$  ambient.
7. This parameter is guaranteed but not tested.
8. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order

to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last.



CYPRESS

CY54/74FCT2652T

### Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. <sup>[6]</sup>	Max.	Unit
I <sub>CC</sub>	Quiescent Power Supply Current	V <sub>CC</sub> =Max., V <sub>IN</sub> ≤0.2V, V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	0.1	0.2	mA
ΔI <sub>CC</sub>	Quiescent Power Supply Current (TTL inputs HIGH)	V <sub>CC</sub> =Max., V <sub>IN</sub> =3.4V, <sup>[9]</sup> f <sub>1</sub> =0, Outputs Open	0.5	2.0	mA
I <sub>CCD</sub>	Dynamic Power Supply Current <sup>[10]</sup>	V <sub>CC</sub> =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, G <sub>A</sub> B=GND, G <sub>B</sub> A=GND, S <sub>A</sub> B=CPAB=GND S <sub>B</sub> A=V <sub>CC</sub> , V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	0.06	0.12	mA/ MHz
I <sub>C</sub>	Total Power Supply Current <sup>[11]</sup>	V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> =5 MHz, G <sub>A</sub> B=GND, G <sub>B</sub> A=GND, S <sub>A</sub> B=CPAB=GND S <sub>B</sub> A=V <sub>CC</sub> , V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	0.7	1.4	mA
		V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, One Bit Toggling at f <sub>1</sub> =5 MHz, G <sub>A</sub> B=GND, G <sub>B</sub> A=GND, S <sub>A</sub> B=CPAB=GND S <sub>B</sub> A=V <sub>CC</sub> , V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	1.2	3.4	mA
		V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> =5 MHz, G <sub>A</sub> B=G <sub>B</sub> A=GND, S <sub>A</sub> B=CPAB=GND S <sub>B</sub> A=V <sub>CC</sub> , V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	2.8	5.6 <sup>[12]</sup>	mA
		V <sub>CC</sub> =Max., f <sub>0</sub> =10 MHz, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f <sub>1</sub> =5 MHz, G <sub>A</sub> B=G <sub>B</sub> A=GND, S <sub>A</sub> B=CPAB=GND S <sub>B</sub> A=V <sub>CC</sub> , V <sub>IN</sub> =3.4V or V <sub>IN</sub> =GND	5.1	14.6 <sup>[12]</sup>	mA

**Notes:**

9. Per TTL driven input (V<sub>IN</sub>=3.4V); all other inputs at V<sub>CC</sub> or GND.  
 10. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

11. I<sub>C</sub> = I<sub>QUIESCENT</sub> + I<sub>INPUTS</sub> + I<sub>DYNAMIC</sub>  
 I<sub>C</sub> = I<sub>CC</sub> + ΔI<sub>C</sub>·D<sub>H</sub>N<sub>I</sub> + I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub>N<sub>I</sub>)  
 I<sub>CC</sub> = Quiescent Current with CMOS input levels  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL HIGH input  
 (V<sub>IN</sub>=3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL inputs HIGH

- N<sub>I</sub> = Number of TTL inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current caused by an input transition pair (HHL or LHL)  
 f<sub>0</sub> = Clock frequency for registered devices, otherwise zero  
 f<sub>1</sub> = Input signal frequency  
 N<sub>I</sub> = Number of inputs changing at f<sub>1</sub>  
 All currents are in millamps and all frequencies are in megahertz.  
 12. Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.



**Switching Characteristics<sup>[13]</sup> Over the Operating Range**

Parameter	Description	FCT2652T				FCT2652AT				Unit	Fig. No. <sup>[14]</sup>		
		Military		Commercial		Military		Commercial					
		Min. <sup>[15]</sup>	Max.										
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	1.5	11.0	1.5	9.0	1.5	7.7	1.5	6.3	ns	1, 3		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time Enable to Bus	1.5	15.0	1.5	14.0	1.5	10.5	1.5	9.8	ns	1, 7, 8		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time Enable to Bus	1.5	11.0	1.5	9.0	1.5	7.7	1.5	6.3	ns	1, 7, 8		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	1.5	10.0	1.5	9.0	1.5	7.0	1.5	6.3	ns	1, 5		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to A or B	1.5	12.0	1.5	11.0	1.5	8.4	1.5	7.7	ns	1, 5		
t <sub>S</sub>	Set-Up Time HIGH or LOW Bus to Clock	4.5		4.0		2.0		2.0		ns	4		
t <sub>H</sub>	Hold Time HIGH or LOW Bus to Clock	2.0		2.0		1.5		1.5		ns	4		
t <sub>W</sub>	Clock Pulse Width, <sup>[16]</sup> HIGH or LOW	6.0		6.0		5.0		5.0		ns	5		

Parameter	Description	FCT2652CT				FCT2652DT		Unit	Fig. No. <sup>[14]</sup>		
		Military		Commercial		Commercial					
		Min. <sup>[15]</sup>	Max.	Min. <sup>[15]</sup>	Max.	Min. <sup>[15]</sup>	Max.				
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Bus to Bus	1.5	6.0	1.5	5.4	1.5	4.4	ns	1, 3		
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time Enable to Bus	1.5	8.9	1.5	7.8	1.5	5.0	ns	1, 3		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time Enable to Bus	1.5	7.7	1.5	6.3	1.5	4.3	ns	1, 7, 8		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Clock to Bus	1.5	6.3	1.5	5.7	1.5	4.4	ns	1, 5		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SBA or SAB to A or B	1.5	7.0	1.5	6.2	1.5	5.0	ns	1, 5		
t <sub>S</sub>	Set-Up Time HIGH or LOW Bus to Clock	2.0		2.0		1.5		ns	4		
t <sub>H</sub>	Hold Time HIGH or LOW Bus to Clock	1.5		1.5		1.0		ns	4		
t <sub>W</sub>	Pulse Width, <sup>[16]</sup> HIGH or LOW	5.0		5.0		3.0		ns	5		

Shaded areas contain preliminary information.

**Notes:**

13. AC Characteristics guaranteed with  $C_L = 50 \text{ pF}$  as shown in Figure 1 in "Parameter Measurement Information" in the General Information Section..

14. See "Parameter Measurement Information" in the General Information Section.

15. Minimum limits are guaranteed but not tested on Propagation Delays.

16. With one data channel toggling,  $t_W(L) = t_W(H) = 4.0 \text{ ns}$  and  $t_i = t_f = 1.0 \text{ ns}$ .



CYPRESS

CY54/74FCT2652T

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.4	CY74FCT2652DTQC	Q13	24-Lead (150-Mil) QSOP	Commercial
	CY74FCT2652DTSOC	S13	24-Lead (300-Mil) Molded SOIC	
5.4	CY74FCT2652CTPC	P13/13A	24-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT2652CTQC	Q13	24-Lead (150-Mil) QSOP	
	CY74FCT2652CTSOC	S13	24-Lead (300-Mil) Molded SOIC	
6.0	CY54FCT2652CTDMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY54FCT2652CTLMB	L64	28-Square Leadless Chip Carrier	
6.3	CY74FCT2652ATPC	P13/13A	24-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT2652ATQC	Q13	24-Lead (150-Mil) QSOP	
	CY74FCT2652ATSOC	S13	24-Lead (300-Mil) Molded SOIC	
7.7	CY54FCT2652ATDMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY54FCT2652ATLMB	L64	28-Square Leadless Chip Carrier	
9.0	CY74FCT2652TPC	P13/13A	24-Lead (300-Mil) Molded DIP	Commercial
	CY74FCT2652TQC	Q13	24-Lead (150-Mil) QSOP	
	CY74FCT2652TSOC	S13	24-Lead (300-Mil) Molded SOIC	
11.0	CY54FCT2652TDMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY54FCT2652TLMB	L64	28-Square Leadless Chip Carrier	

Shaded areas contain preliminary information.

Document #: 38-00344-A