

DAC8800

FEATURES

- ±1/2 LSB Total Unadjusted Error
- 2 μ s Settling Time
- Serial Data Input
- ±Full-Scale Output Set by V_{REFH} and V_{REFL}
- Unipolar and Bipolar Operation
- TTL Input Compatible
- 20-Pin DIP or SOL Package
- Low Cost

APPLICATIONS


- Voltage Setpoint Control
- Digital Offset & Gain Adjustment
- Microprocessor Controlled Calibration
- General Purpose Trimming Adjustments

GENERAL DESCRIPTION

The DAC8800 TrimDAC[®] is designed to be a general purpose digitally controlled voltage adjustment device. The output voltage range can be independently set for each set of four D/A converters. In addition, both unipolar and bipolar output voltage ranges are easy to establish by external reference input high and low terminals. The digitally-programmed output voltages are ideal for op amp trimming, voltage-controlled amplifier gain setting and any general purpose trimming tasks.


A three-wire serial digital interface loads the contents of eight internal DAC registers which establish the output voltage levels. An asynchronous Clear (CLR) input places all DACs in a zero code output condition, very handy for system power-up. An internal regulator provides TTL input compatibility over a wide range of V_{DD} supply voltages. Single supply operation is available by connecting V_{SS} to GND.

PIN CONNECTIONS



TrimDAC is a registered trademark of Analog Devices, Inc.

FUNCTIONAL BLOCK DIAGRAM



ORDERING INFORMATION¹

Model	Temperature Range	Package Description ²
DAC8800BR ³	-55°C to +125°C	Q-20 Cerdip
DAC8800FR	-40°C to +85°C	Q-20 Cerdip
DAC8800FP	-40°C to +85°C	N-20 Plastic DIP
DAC8800FS	-40°C to +85°C	R-20 SOL

NOTES

¹Burn in is available on commercial and industrial temperature range parts in Cerdip and plastic DIP packages.

²For outline information see Package Information section.

³For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212 or visit our World Wide Web site at <http://www.analog.com>.

DAC8800—SPECIFICATIONS

Single Supply; $V_{DD} = +12\text{ V}$, $V_{SS} = 0\text{ V}$, $V_{REFH} = +5\text{ V}$, $V_{REFL} = 0\text{ V}$; or Dual Supply;
 $V_{DD} = +12\text{ V}$, $V_{SS} = -5\text{ V}$, $V_{REFH} = +2.5\text{ V}$, $V_{REFL} = -2.5\text{ V}$; F Grade; $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$;
 B Grade; $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, unless otherwise noted.

ELECTRICAL CHARACTERISTICS¹

Parameter	Symbol	Conditions	Min	Typ	Max	Units
STATIC ACCURACY (All specifications apply for DACs A, B, C, D, E, F, G, H)						
Resolution	N		8			Bits
Total Unadjusted Error ²	TUE				$\pm 1/2$	LSB
Differential Nonlinearity ³	DNL				± 1	LSB
Full Scale Error	G_{FSF}				$\pm 1/2$	LSB
Zero Code Error	V_{ZNE}				$\pm 1/2$	LSB
DAC Output Resistance	R_{OUT}		8	12	16	k Ω
DAC Output Resistance Match	$\Delta R_{OUT}/R_{OUT}$			0.5		%
REFERENCE INPUT						
Voltage Range ⁵	V_{REFH} V_{REFL}	Pins 2 & 19 Pins 1 & 20	V_{REFL} V_{SS}		$(V_{DD} - 4)$ V_{REFH}	V V
Input Resistance	V_{REFH}	Digital Inputs = 55 _H	2	3		k Ω
Input Resistance Match	$\Delta R_{REFH}/R_{REFH}$	Digital Inputs = 55 _H		0.5		%
Reference Input Capacitance ⁴	C_{REF} C_{REF}	Digital Inputs All Zeros Digital Inputs All Ones		50 75	75 100	pF pF
DIGITAL INPUTS						
Logic High	V_{INH}		2.4			V
Logic Low	V_{INL}				0.8	V
Input Current	I_{IN}	$V_{IN} = 0\text{ V or }+5\text{ V}$			± 1	μA
Input Capacitance ⁴	C_{IN}			4	8	pF
				Binary		
POWER SUPPLIES ⁶						
Positive Supply Current	I_{DD}	Dual Supply TTL Dual Supply CMOS		1 0.2	2 0.4	mA mA
Negative Supply Current	I_{SS}	Dual Supply		0.01	0.2	mA
Power Dissipation	P_{DISS}	Single Supply Operation Dual Supply Operation		12 12	24 25	mW mW
DC Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$		0.001	0.01	%/%
DYNAMIC PERFORMANCE ⁷						
V_{OUT} Settling Time Channel-to-Channel Crosstalk ⁷	t_s CT	$\pm 1/2$ LSB Error Band Measured Between Adjacent DAC Outputs		0.8 80	2	μs nVs
SWITCHING CHARACTERISTICS ^{4, 8}						
Input Clock Pulse Width	t_{CLK}	Clock Level High or Low	60			ns
Data Setup Time	t_{DS}		30			ns
Data Hold Time	t_{DH}		30			ns
DAC Register Load Pulse Width	t_{LD}		50			ns
Clear Pulse Width	t_{CLR}		50			ns
Clock Edge to Load Time	t_{CLKD}		50			ns
Edge Time	t_{DCK}		50			ns

NOTES

¹Testing performed in SINGLE SUPPLY mode, except I_{DD} , I_{SS} and PSRR which are tested in DUAL SUPPLY mode.

²Includes Full Scale Error, Relative Accuracy, and Zero Code Error.

³All devices guaranteed monotonic over the full operating temperature range.

⁴Guaranteed by design and not subject to production test.

⁵ $V_{DD} - 4$ volts is the maximum reference voltage for the above specifications. Also $V_{REFH} + V_{REFL}$.

⁶Digital Input voltages $V_{IN} = V_{INL}$ or V_{INH} for TTL condition; $V_{IN} = 0\text{ V or }+5\text{ V}$ for CMOS condition.

⁷DAC outputs unloaded. P_{DISS} is calculated from $(I_{DD} + V_{DD}) + (I_{SS} + V_{SS})$.

⁸Measured at V_{OUT} pin where an adjacent V_{OUT} pin is making a full-scale voltage change.

⁹See timing diagram for location of measured values.

Specifications subject to change without notice.