

---

# HM62W8201H Series

16M High Speed SRAM (2-Mword  $\times$  8-bit)

# HITACHI

ADE-203-955A (Z)

Preliminary

Rev. 0.1

May. 28, 1999

---

## Description

The HM62W8201H Series is an asynchronous high speed static RAM organized as 2-Mword  $\times$  8-bit. It has realized high speed access time by employing the most advanced CMOS process and high speed circuit designing technology. It is most appropriate for the application which requires high speed, high density memory and wide bit width configuration, such as cache and buffer memory in system. It has the package variations of standard 44-pin plastic TSOPII and 36-pin plastic SOJ.

## Features

- Single 3.3 V supply: 3.3 V  $\pm$  0.3 V
- Access time: 10 ns/12 ns/15 ns (max)
- Completely static memory
  - No clock or timing strobe required
- Equal access and cycle times
- Directly TTL compatible
  - All inputs and outputs
- Operating current: 180 mA/160 mA/140 mA (max)
- TTL standby current: 70 mA/60 mA/50 mA (max)
- CMOS standby current: 20 mA (max)
- Center  $V_{CC}$  and  $V_{SS}$  type pinout


Preliminary: The specifications of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specifications.

# HM62W8201H Series

## Ordering Information

Type No.	Access time	Package
HM62W8201HJP-10	10 ns	400-mil 36-pin plastic SOJ (CP-36D)
HM62W8201HJP-12	12 ns	
HM62W8201HJP-15	15 ns	
HM62W8201HLJP-10	10 ns	400-mil 44-pin plastic TSOPII (TTP-44DE)
HM62W8201HLJP-12	12 ns	
HM62W8201HLJP-15	15 ns	
HM62W8201HTT-10	10 ns	400-mil 44-pin plastic TSOPII (TTP-44DE)
HM62W8201HTT-12	12 ns	
HM62W8201HTT-15	15 ns	
HM62W8201HLTT-10	10 ns	400-mil 44-pin plastic TSOPII (TTP-44DE)
HM62W8201HLTT-12	12 ns	
HM62W8201HLTT-15	15 ns	


Pin Arrangement



Pin Description

Pin name	Function
A0 to A20	Address input
I/O0 to I/O7	Data input/output
$\overline{CS}$	Chip select
$\overline{OE}$	Output enable
$\overline{WE}$	Write enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
NC	No connection

Block Diagram



Operating Table

$\overline{CS}$	$\overline{WE}$	$\overline{OE}$	I/O	Operation
H	×	×	High-Z	Standby
L	H	L	Dout	Read
L	L	H	Din	Write
L	L	L	Din	Write
L	H	H	High-Z	Output disable

Note: H:  $V_{IH}$ , L:  $V_{IL}$ , ×:  $V_{IH}$  or  $V_{IL}$

## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +4.6	V
Terminal voltage on any pin relative to $V_{SS}$	$V_T$	-0.5* <sup>1</sup> to $V_{CC}+0.5$ * <sup>2</sup> (• 4.6 V (max))	V
Power dissipation	$P_T$	1.0	W
Storage temperature	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +85	°C

Notes: 1.  $V_T$  (min) = -2.0 V for pulse width (under shoot) • 8 ns.  
 2.  $V_T$  (max) =  $V_{CC} + 2.0$  V for pulse with (over shoot) • 8 ns.

## DC Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	$V_{CC}$	3.0	3.3	3.6	V	3
	$V_{SS}$	0	0	0	V	4
Input high voltage	$V_{IH}$	2.2	—	$V_{CC} + 0.5$ * <sup>2</sup>	V	
Input low voltage	$V_{IL}$	-0.5* <sup>1</sup>	—	0.8	V	
Ambient temperature	Ta	0	—	70	°C	

Notes: 1.  $V_{IL}$  (min) = -2.0 V for pulse width (under shoot) • 8 ns.  
 2.  $V_{IH}$  (max) =  $V_{CC} + 2.0$  V for pulse width (over shoot) • 8 ns.  
 3. The supply voltage with all  $V_{CC}$  pins must be on the same level.  
 4. The supply voltage with all  $V_{SS}$  pins must be on the same level.

DC Characteristics

Parameter		Symbol	Min	Typ* <sup>1</sup>	Max	Unit	Test conditions
Input leakage current		$I_{LI}$	—	—	2	$\mu A$	$V_{in} = V_{SS}$ to $V_{CC}$
Output leakage current		$I_{LO}$	—	—	2	$\mu A$	$V_{in} = V_{SS}$ to $V_{CC}$
Operating current	10 ns cycle	$I_{CC}$	—	—	180	mA	Min cycle $\overline{CS} = V_{IL}$ , $I_{out} = 0$ mA Other inputs = $V_{IH}/V_{IL}$
	12 ns cycle	$I_{CC}$	—	—	160	mA	
	15 ns cycle	$I_{CC}$	—	—	140	mA	
Standby current	10 ns cycle	$I_{SB}$	—	—	70	mA	Min cycle $\overline{CS} = V_{IH}$ , Other inputs = $V_{IH}/V_{IL}$
	12 ns cycle	$I_{SB}$	—	—	60	mA	
	15 ns cycle	$I_{SB}$	—	—	50	mA	
		$I_{SB1}$	—	—	20	mA	$f = 0$ MHz $V_{CC} \cdot \overline{CS} \cdot V_{CC} - 0.2$ V, (1) $0$ V $\cdot V_{in} \cdot 0.2$ V or (2) $V_{CC} \cdot V_{in} \cdot V_{CC} - 0.2$ V
		$I_{SB1}^{*2}$	—	—	TBD	mA	
Output high voltage		$V_{OH}$	2.4	—	—	V	$I_{OH} = -4$ mA
Output low voltage		$V_{OL}$	—	—	0.4	V	$I_{OL} = 8$ mA

Notes: 1. Typical values are at  $V_{CC} = 3.3$  V,  $T_a = +25^{\circ}C$  and not guaranteed.  
2. This characteristics is guaranteed only for L-version.

Capacitance ( $T_a = +25^{\circ}C$ ,  $f = 1.0$  MHz)


Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	Note
Input capacitance	$C_{in}$	—	—	6	pF	$V_{in} = 0$ V	1
Input/output capacitance	$C_{I/O}$	—	—	8	pF	$V_{I/O} = 0$ V	1

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V<sub>CC</sub> = 3.3 V ± 0.3 V)

Test Conditions

- Input pulse levels: V<sub>IL</sub> = 0 V, V<sub>IH</sub> = 3.0 V
- Input rise and fall time: 3 ns
- Input and output timing reference levels: 1.5 V
- Output load: See figures (Including scope and jig)



Read Cycle

		HM62W8201H							
		-10		-12		-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	10	—	12	—	15	—	ns	
Address access time	t <sub>AA</sub>	—	10	—	12	—	15	ns	
Chip select access time	t <sub>ACS</sub>	—	10	—	12	—	15	ns	
Output enable to output valid	t <sub>OE</sub>	—	5	—	6	—	7	ns	
Output hold from address change	t <sub>OH</sub>	3	—	3	—	3	—	ns	
Chip select to output in low-Z	t <sub>CLZ</sub>	3	—	3	—	3	—	ns	1
Output enable to output in low-Z	t <sub>OLZ</sub>	0	—	0	—	0	—	ns	1
Chip deselect to output in high-Z	t <sub>CHZ</sub>	—	5	—	6	—	7	ns	1
Output disable to output in high-Z	t <sub>OHZ</sub>	—	5	—	6	—	7	ns	1

Write Cycle


		HM62W8201H							
		-10		-12		-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>	10	—	12	—	15	—	ns	
Address valid to end of write	t <sub>AW</sub>	7	—	8	—	10	—	ns	
Chip select to end of write	t <sub>CW</sub>	7	—	8	—	10	—	ns	9
Write pulse width	t <sub>WP</sub>	7	—	8	—	10	—	ns	8
Address setup time	t <sub>AS</sub>	0	—	0	—	0	—	ns	6
Write recovery time	t <sub>WR</sub>	0	—	0	—	0	—	ns	7
Data to write time overlap	t <sub>DW</sub>	5	—	6	—	7	—	ns	
Data hold from write time	t <sub>DH</sub>	0	—	0	—	0	—	ns	
Write disable to output in low-Z	t <sub>OW</sub>	3	—	3	—	3	—	ns	1
Output disable to output in high-Z	t <sub>OHZ</sub>	—	5	—	6	—	7	ns	1
Write enable to output in high-Z	t <sub>WHZ</sub>	—	5	—	6	—	7	ns	1

- Notes:
1. Transition is measured ±200 mV from steady voltage with Load (B). This parameter is sampled and not 100% tested.
  2. Address should be valid prior to or coincident with  $\overline{CS}$  transition low.
  3.  $\overline{WE}$  and/or  $\overline{CS}$  must be high during address transition time.
  4. if  $\overline{CS}$  and  $\overline{OE}$  are Low during this period, I/O pins are in the output state. Then, the data input signals of opposite phase to the outputs must not be applied to them.
  5. If the  $\overline{CS}$  low transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, output remains a high impedance state.
  6. t<sub>AS</sub> is measured from the latest address transition to the later of  $\overline{CS}$  or  $\overline{WE}$  going low.
  7. t<sub>WR</sub> is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the first address transition.
  8. A write occurs during the overlap of a low  $\overline{CS}$  and a low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS}$  going low and  $\overline{WE}$  going low. A write ends at the earliest transition among  $\overline{CS}$  going high and  $\overline{WE}$  going high. t<sub>WP</sub> is measured from the beginning of write to the end of write.
  9. t<sub>CW</sub> is measured from the later of  $\overline{CS}$  going low to the end of write.




## Timing Waveforms


**Read Timing Waveform (1)** ( $\overline{WE} = V_{IH}$ )




**Read Timing Waveform (2)** ( $\overline{WE} = V_{IH}$ ,  $\overline{CS} = V_{IL}$ ,  $\overline{OE} = V_{IL}$ )




**Read Timing Waveform (3)** ( $\overline{WE} = V_{IH}$ ,  $\overline{OE} = V_{IL}$ )\*<sup>2</sup>



Write Timing Waveform (1) ( $\overline{WE}$  Controlled)



Write Timing Waveform (2) ( $\overline{CS}$  Controlled)




Low V<sub>CC</sub> Data Retention Characteristics (Ta = 0 to +70°C)

This characteristics is guaranteed only for L-version.

Parameter		Symbol	Min	Typ*1	Max	Unit	Test conditions
V <sub>CC</sub> for data retention		V <sub>DR</sub>	2.0	—	—	V	$V_{CC} \cdot \overline{CS} \cdot V_{CC} - 0.2\text{ V}$ (1) $0\text{ V} \cdot V_{in} \cdot 0.2\text{ V}$ or (2) $V_{CC} \cdot V_{in} \cdot V_{CC} - 0.2\text{ V}$
Data retention current	10 ns cycle	I <sub>CDDR</sub>	—	—	TBD	mA	$V_{CC} = 3\text{ V}, V_{CC} \cdot \overline{CS} \cdot V_{CC} - 0.2\text{ V}$ (1) $0\text{ V} \cdot V_{in} \cdot 0.2\text{ V}$ or (2) $V_{CC} \cdot V_{in} \cdot V_{CC} - 0.2\text{ V}$
	12 ns cycle	I <sub>CDDR</sub>	—	—	TBD	mA	
	15 ns cycle	I <sub>CDDR</sub>	—	—	TBD	mA	
Chip deselect to data retention time		t <sub>CDR</sub>	0	—	—	ns	See retention waveform
Operation recovery time		t <sub>R</sub>	5	—	—	ms	

Note: 1. Typical values are at V<sub>CC</sub> = 3.0 V, Ta = +25°C, and not guaranteed.


Low V<sub>CC</sub> Data Retention Timing Waveform



Package Dimensions

HM62W8201HJP/HLJP Series (CP-36D)

Unit: mm




\*Dimension including the plating thickness  
Base material dimension

Hitachi Code	CP-36D
JEDEC	Conforms
EIAJ	Conforms
Weight (reference value)	1.4 g

## HM62W8201H Series

**HM62W8201HTT/HLTT Series (TTP-44DE)**

Unit: mm



Hitachi Code	TTP-44DE
JEDEC	—
EIAJ	—
Weight (reference value)	0.43 g

$$\frac{\text{*Dimension including the plating thickness}}{\text{Base material dimension}}$$

## Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACHI

## Hitachi, Ltd.

Semiconductor & Integrated Circuits.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan  
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL	NorthAmerica	: <a href="http://semiconductor.hitachi.com/">http://semiconductor.hitachi.com/</a>
	Europe	: <a href="http://www.hitachi-eu.com/hel/ecg">http://www.hitachi-eu.com/hel/ecg</a>
	Asia (Singapore)	: <a href="http://www.has.hitachi.com.sg/grp3/sicd/index.htm">http://www.has.hitachi.com.sg/grp3/sicd/index.htm</a>
	Asia (Taiwan)	: <a href="http://www.hitachi.com.tw/E/Product/SICD_Frame.htm">http://www.hitachi.com.tw/E/Product/SICD_Frame.htm</a>
	Asia (HongKong)	: <a href="http://www.hitachi.com.hk/eng/bo/grp3/index.htm">http://www.hitachi.com.hk/eng/bo/grp3/index.htm</a>
	Japan	: <a href="http://www.hitachi.co.jp/Sicd/indx.htm">http://www.hitachi.co.jp/Sicd/indx.htm</a>

## For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose, CA 95134 Tel: <1>(408) 433-1990 Fax: <1>(408) 433-0223	Hitachi Europe GmbH Electronic components Group Dornacher StraÙe 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00
	Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 049318  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia Ltd.  
Taipei Branch Office  
3F, Hung Kuo Building, No.167,  
Tun-Hwa North Road, Taipei (105)  
Tel: <886> (2) 2718-3666  
Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd.  
Group III (Electronic Components)  
7/F., North Tower, World Finance Centre,  
Harbour City, Canton Road, Tsim Sha Tsui,  
Kowloon, Hong Kong  
Tel: <852> (2) 735 9218  
Fax: <852> (2) 730 0281  
Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	Sep. 15, 1998	Initial issue	K. Homma	K. Mitsumoto
0.1	May. 28, 1999	Addition of HM62W8201H-10 series Addition of HM62W8201HJP/HLJP (CP-36D) DC Characteristics I <sub>CC</sub> max: 150/130 mA to 180/160/140 mA I <sub>SB</sub> max: 60/50 mA to 70/60/50 mA I <sub>SB1</sub> max: 30/10 mA to 20 mA I <sub>SB1</sub> (L-version) max: 3.0/1.5 mA to TBD AC Characteristics Change of timing waveforms for Write cycle (1) $\overline{WE}$ controlled Low V <sub>CC</sub> Data Retention Characteristics I <sub>CCDR</sub> max: 3.0/1.5 mA to TBD/TBD/TBD		